

DRAWING

TITLE=K22

ABBREV=DRAWING

LAST_MODIFIED=Tue Apr 13 17:17:57 2010

DRAWING TITLE

SCH, K74, MLB

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8337

REVISION

A.0.0

BRANCH

PAGE


1 OF 110

SHEET

1 OF 92

SIZE

D



State	Manageability	SMC_PM_G2_ENABLE	PM_S4_STATE_L	PM_SLP_S3_L	PM_SLP_S4_L	PM_SLP_M_L
Run (S0/M0)	N/A	1	1	1	1	1
Sleep (S3/M1)	On	1	1	0	1	1
Soft-Off (S5/M1)	On	1	0	0	1	1
Sleep (S3/M-Off)	Off	1	1	0	1	0
Soft-Off (S5/M-Off)	Off	1	0	0	0	0
Battery Off (G3Hot)	N/A	0	0	0	0	0

SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
Power Block Diagram		DRAWING NUMBER	
 Apple Inc.		051-8337	SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		3 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		3 OF 92	
IV ALL RIGHTS RESERVED			



BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
085-1107	PCBA, MLB, DEV, K74	DEVELOPMENT, DEV_GROUP
639-0698	PCBA, MLB, K74, 2.93GHZ, CKD	K74, 2P93GHZ_CKD_CPU, BASIC, CLARKDALE_73W
639-0707	PCBA, MLB, K74, 3.06GHZ, CKD	K74, 3P06GHZ_CKD_CPU, BASIC, CLARKDALE_73W
639-0808	PCBA, MLB, K74, 3.20GHZ, CKD	K74, 3P20GHZ_CKD_CPU, BASIC, CLARKDALE_73W
639-0695	PCBA, MLB, K74, 3.46GHZ, CKD	K74, 3P46GHZ_CKD_CPU, BASIC, CLARKDALE_73W
639-0991	PCBA, MLB, K74, 3.60GHZ, CKD	K74, 3P60GHZ_CKD_CPU, BASIC, CLARKDALE_73W
639-0694	PCBA, MLB, K74, 2.53GHZ, LFD	K74, 2P53GHZ_LFD_CPU, BASIC, LYNNFIELD_82W

BOM GROUPS

BOM GROUP	BOM OPTIONS
BASIC	COMMON, ALTERNATE, XDP, MXM, XDP_CPU_BPM, PCH_VRM, BUF_CLK, HUB_USX2061, FW_TI_INT_VREG, BCM5764M, SD_USB, METAL_IO, PRODUCTION
DEV_GROUP	XDP_CONN, LPCPLUS, MOJOMUX, CPU_1V5_SENSE, VREFMRGN

CPU SOCKET & ILM SUB-BOMS

ALTERNATE SOCKET VENDORS MUST USE MATCHING ILM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
511S0063	1	SOCKET, LGA1156, CPU-LF	U1000	CRITICAL	MOLEX_SOCKET
604-1161	1	ASSY, PURCHASED, ILM, MOLEX, K74	ILM	CRITICAL	MOLEX_SOCKET
511S0069	1	SOCKET, LGA1156, CPU-LF	U1000	CRITICAL	FOXCONN_SOCKET
604-1246	1	ASSY, PURCHASED, ILM, MOLEX, K74	ILM	CRITICAL	FOXCONN_SOCKET

BOM NUMBER	BOM NAME	BOM OPTIONS
607-6694	SUB ASSY, CPU SOCKET, K74, MOLEX	MOLEX_SOCKET
607-6693	SUB ASSY, CPU SOCKET, K74, FOXCONN	FOXCONN_SOCKET

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
607-6694	1	MOLEX CPU SOCKET AND ILM	SKT_ILM	CRITICAL	

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
607-6693	607-6694		SKT_ILM	FOXCONN ALTERNATE

BOARD STACK-UP

TOP	SIGNAL
2	GROUND
3	SIGNAL
4	POWER
5	POWER
6	SIGNAL
7	GROUND
BOTTOM	SIGNAL

COMMON

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S3828	1	IC, IBEX PEAK PRQ, DESKTOP, FCBGA, PCH, P425	U1800	CRITICAL	
359S0157	1	IC, SL62AP108, CLK GEN, CKS05, QFN3	U2000	CRITICAL	BUF_CLK
341T0230	1	IC, EFI BOOTROM, K74/K75	U6100	CRITICAL	
338S0765	1	IC, XIO2211ZAY, 1394B_PCIE, PHY/LINK	U4100	CRITICAL	
825-7122	1	MLB LABEL, 48.0X4.8	X14	CRITICAL	
343S0493	1	IC, BCM5764M, ENET, 8X8	U3900	CRITICAL	BCM5764M
343S0494	1	IC, BCM57765A, ENET&SD, 8X8	U3900	CRITICAL	BCM57765
341T0269	1	ENET 1MBIT FLASH, CII, K74/K75	U3990	CRITICAL	BCM5764M
341T0246	1	ENET 1MBIT FLASH, CIV, K74/K75	U3990	CRITICAL	BCM57765

RAW: 335S0663

CPUS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S3837	1	CKD, Q3GR, QS, 2.93, 73W, 1333, C2, 4M, LGA	CPU	CRITICAL	2P93GHZ_CKD_CPU
337S3912	1	CKD, SLBTD, PRQ, 3.06, 73W, 1333, K0, 4M, LGA	CPU	CRITICAL	3P06GHZ_CKD_CPU
337S3911	1	CKD, SLBUD, PRQ, 3.20, 73W, 1333, K0, 4M, LGA	CPU	CRITICAL	3P20GHZ_CKD_CPU
337S3900	1	CKD, SLBLT, PRQ, 3.46, 73W, 1333, C2, 4M, LGA	CPU	CRITICAL	3P46GHZ_CKD_CPU
337S3910	1	CKD, SLBTM, PRQ, 3.60, 73W, 1333, K0, 4M, LGA	CPU	CRITICAL	3P60GHZ_CKD_CPU
337S3862	1	LFD, Q3C6, QS, 2.53, 82W, 1333, B1, 8M, LGA	CPU	CRITICAL	2P53GHZ_LFD_CPU

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
337S3898	337S3912	3P06GHZ_CKD_CPU	UCPU	C2, PRQ, 3.06 GHZ CKD

K74 PARTS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-8337	1	SCH, MLB, K74	SCH1		
820-2784	1	PCBF, MLB, K74	MLB1		
341T0231	1	IC, SMC, K74	U4900	CRITICAL	K74

ALTERNATES

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0339	197S0179		Y4190	FIREWIRE OSCILLATOR
128S0298	128S0293		C1670, C7200, C7444	

SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE		BOM Configuration	
		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	4 OF 110
		SHEET	4 OF 92



8

7

6

5

4

3

2

1

EMC: C600, C626, C627, C628, C629, C630, C631
PLACE AT J600.

"S0" RAILS

ONLY ON IN RUN

"S5" RAILS





ALWAYS ON WHEN UNIT HAS AC POWER AND IN S5

D

C

B

A



D


C

B

A

"S3" RAILS


ON IN RUN AND SLEEP





"G3H" RAILS

ALWAYS ON WHEN UNIT HAS AC POWER AND IN G3HOT PER SMC

G3H: ALIASES



ENET RAILS



8

7

6

5


4

3

2

1

SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE		DRAWING NUMBER	
Power Conn / Alias		051-8337	
Apple Inc.		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		6 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		5 OF 92	
IV ALL RIGHTS RESERVED			



SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE		Holes	
Apple Inc.		DRAWING NUMBER	051-8337
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0
		BRANCH	
		PAGE	7 OF 110
		SHEET	6 OF 92



8	7	6	5	4	3	2	1
UNUSED CPU SIGNALS		NC ON UNUSED PCIE ALIASES		NC ON UNUSED DISPLAY ALIASES		NC ON UNUSED FDI ALIASES	
9 TP CPU RSVD<41..29> == NC CPU RSVD<41..29> MAKE_BASE=TRUE NO_TEST=TRUE		17 TP PCIE T28 D2R N<3..0> == NC PCIE T28 D2RN<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		18 TP CRT IG DDC CLK == NC CRT IG DDC CLK MAKE_BASE=TRUE NO_TEST=TRUE		9 TP CPU FDI TX N<7..0> == NC CPU FDI TXN<7..0> MAKE_BASE=TRUE NO_TEST=TRUE	
9 TP CPU RSVD<26..1> == NC CPU RSVD<26..1> MAKE_BASE=TRUE NO_TEST=TRUE		17 TP PCIE T28 D2R P<3..0> == NC PCIE T28 D2RP<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		18 TP CRT IG DDC DATA == NC CRT IG DDC DATA MAKE_BASE=TRUE NO_TEST=TRUE		9 TP CPU FDI TX P<7..0> == NC CPU FDI TXP<7..0> MAKE_BASE=TRUE NO_TEST=TRUE	
12 TP CPU FC AE38 == NC CPU FC AE38 MAKE_BASE=TRUE NO_TEST=TRUE		17 TP PCIE T28 R2D C N<3..0> == NC PCIE T28 R2D CN<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		18 TP CRT IG RED == NC CRT IG RED MAKE_BASE=TRUE NO_TEST=TRUE		18 TP PCH FDI RX N<7..0> == NC PCH FDI RXN<7..0> MAKE_BASE=TRUE NO_TEST=TRUE	
12 TP CPU FC AG40 == NC CPU FC AG40 MAKE_BASE=TRUE NO_TEST=TRUE		17 TP PCIE T28 R2D C P<3..0> == NC PCIE T28 R2D CP<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		18 TP CRT IG GREEN == NC CRT IG GREEN MAKE_BASE=TRUE NO_TEST=TRUE		18 TP PCH FDI RX P<7..0> == NC PCH FDI RXP<7..0> MAKE_BASE=TRUE NO_TEST=TRUE	
NC ON UNUSED PCI ALIASES		17 TP PCIE CLK100M T28 N == NC PCIE CLK100M T28N MAKE_BASE=TRUE NO_TEST=TRUE		18 TP CRT IG BLUE == NC CRT IG BLUE MAKE_BASE=TRUE NO_TEST=TRUE		9 TP CPU FDI FSYNC<1..0> == NC CPU FDI FSYNC<1..0> MAKE_BASE=TRUE NO_TEST=TRUE	
19 TP PCI AD<31..0> == NC PCI AD<31..0> MAKE_BASE=TRUE NO_TEST=TRUE		17 TP PCIE CLK100M T28 P == NC PCIE CLK100M T28P MAKE_BASE=TRUE NO_TEST=TRUE		18 TP CRT IG HSYNC == NC CRT IG HSYNC MAKE_BASE=TRUE NO_TEST=TRUE		18 TP PCH FDI FSYNC<1..0> == NC PCH FDI FSYNC<1..0> MAKE_BASE=TRUE NO_TEST=TRUE	
19 TP PCI C BE L<3..0> == NC PCI C BE L<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		17 PCIE EXCARD D2R P == NC PCIE EXCARD D2RP MAKE_BASE=TRUE NO_TEST=TRUE		18 TP CRT IG VSYNC == NC CRT IG VSYNC MAKE_BASE=TRUE NO_TEST=TRUE		9 TP CPU FDI LSYNC<1..0> == NC CPU FDI LSYNC<1..0> MAKE_BASE=TRUE NO_TEST=TRUE	
19 TP PCI PAR == NC PCI PAR MAKE_BASE=TRUE NO_TEST=TRUE		17 PCIE EXCARD D2R N == NC PCIE EXCARD D2RN MAKE_BASE=TRUE NO_TEST=TRUE		18 TP DP IG B MLN<3..0> == NC DP IG B MLN<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		18 TP PCH FDI LSYNC<1..0> == NC PCH FDI LSYNC<1..0> MAKE_BASE=TRUE NO_TEST=TRUE	
19 TP PCI RESET L == NC PCI RESET L MAKE_BASE=TRUE NO_TEST=TRUE		17 PCIE EXCARD R2D C P == NC PCIE EXCARD R2D CP MAKE_BASE=TRUE NO_TEST=TRUE		18 TP DP IG B MLP<3..0> == NC DP IG B MLP<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		9 TP CPU FDI INT == NC CPU FDI INT MAKE_BASE=TRUE NO_TEST=TRUE	
28 TP PCIE CLK100M XDPP == NC PCIE CLK100M XDPP MAKE_BASE=TRUE NO_TEST=TRUE		17 PCIE EXCARD R2D C N == NC PCIE EXCARD R2D CN MAKE_BASE=TRUE NO_TEST=TRUE		18 TP DP IG B AUX N == NC DP IG B AUXN MAKE_BASE=TRUE NO_TEST=TRUE		18 TP PCH FDI INT == NC PCH FDI INT MAKE_BASE=TRUE NO_TEST=TRUE	
28 TP PCIE CLK100M XDPN == NC PCIE CLK100M XDPN MAKE_BASE=TRUE NO_TEST=TRUE		17 PCIE CLK100M EXCARD P == NC PCIE CLK100M EXCARDP MAKE_BASE=TRUE NO_TEST=TRUE		18 TP DP IG B AUX P == NC DP IG B AUXP MAKE_BASE=TRUE NO_TEST=TRUE		NC ON UNUSED SATA ALIASES	
28 TP DMI CLK100M LAP == NC DMI CLK100M LAP MAKE_BASE=TRUE NO_TEST=TRUE		17 PCIE CLK100M EXCARD N == NC PCIE CLK100M EXCARDN MAKE_BASE=TRUE NO_TEST=TRUE		18 TP DP IG B HPD == NC DP IG B HPD MAKE_BASE=TRUE NO_TEST=TRUE		17 TP SATA D D2RN == NC SATA D D2RN MAKE_BASE=TRUE NO_TEST=TRUE	
28 TP DMI CLK100M LAN == NC DMI CLK100M LAN MAKE_BASE=TRUE NO_TEST=TRUE		17 TP PCIE CLK100M PE5P == NC PCIE CLK100M PE5P MAKE_BASE=TRUE NO_TEST=TRUE		18 TP DP IG B DDC_CLK == NC DP IG B DDC_CLK MAKE_BASE=TRUE NO_TEST=TRUE		17 TP SATA D D2RP == NC SATA D D2RP MAKE_BASE=TRUE NO_TEST=TRUE	
17 TP LPC DRE01 L == NC LPC DRE01 L MAKE_BASE=TRUE NO_TEST=TRUE		17 TP PCIE CLK100M PE5N == NC PCIE CLK100M PE5N MAKE_BASE=TRUE NO_TEST=TRUE		18 TP DP IG B DDC DATA == NC DP IG B DDC_DATA MAKE_BASE=TRUE NO_TEST=TRUE		17 TP SATA D R2D CN == NC SATA D R2D CN MAKE_BASE=TRUE NO_TEST=TRUE	
17 TP LPC DRE00 L == NC LPC DRE00 L MAKE_BASE=TRUE NO_TEST=TRUE		17 DMI MIDBUS CLK100M P == NC DMI MIDBUS CLK100MP MAKE_BASE=TRUE NO_TEST=TRUE		18 TP DP IG C MLN<3..0> == NC DP IG C MLN<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		17 TP SATA D R2D CP == NC SATA D R2D CP MAKE_BASE=TRUE NO_TEST=TRUE	
17 TP LPC DRE00 L == NC LPC DRE00 L MAKE_BASE=TRUE NO_TEST=TRUE		17 DMI MIDBUS CLK100M N == NC DMI MIDBUS CLK100MN MAKE_BASE=TRUE NO_TEST=TRUE		18 TP DP IG C MLP<3..0> == NC DP IG C MLP<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		17 TP SATA E D2RN == NC SATA E D2RN MAKE_BASE=TRUE NO_TEST=TRUE	
NC ON UNUSED NAND ALIASES		NC ON UNUSED USB ALIASES		18 TP DP IG C AUX N == NC DP IG C AUXN MAKE_BASE=TRUE NO_TEST=TRUE		17 TP SATA E D2RP == NC SATA E D2RP MAKE_BASE=TRUE NO_TEST=TRUE	
19 TP NV CE L<3..0> == NC NV CE L<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		19 TP USB 1N == NC USB 1N MAKE_BASE=TRUE NO_TEST=TRUE		18 TP DP IG C AUX P == NC DP IG C AUXP MAKE_BASE=TRUE NO_TEST=TRUE		17 TP SATA E R2D CN == NC SATA E R2D CN MAKE_BASE=TRUE NO_TEST=TRUE	
19 TP NV DQS<1..0> == NC NV DQS<1..0> MAKE_BASE=TRUE NO_TEST=TRUE		19 TP USB 1P == NC USB 1P MAKE_BASE=TRUE NO_TEST=TRUE		18 TP DP IG C HPD == NC DP IG C HPD MAKE_BASE=TRUE NO_TEST=TRUE		17 TP SATA E R2D CP == NC SATA E R2D CP MAKE_BASE=TRUE NO_TEST=TRUE	
19 TP NV DQ<15..0> == NC NV DQ<15..0> MAKE_BASE=TRUE NO_TEST=TRUE		19 TP USB 2N == NC USB 2N MAKE_BASE=TRUE NO_TEST=TRUE		18 TP DP IG C CTRL_CLK == NC DP IG C CTRL_CLK MAKE_BASE=TRUE NO_TEST=TRUE		17 TP SATA F D2RN == NC SATA F D2RN MAKE_BASE=TRUE NO_TEST=TRUE	
19 TP NV RCOMP == NC NV RCOMP MAKE_BASE=TRUE NO_TEST=TRUE		19 TP USB 2P == NC USB 2P MAKE_BASE=TRUE NO_TEST=TRUE		18 TP DP IG C CTRL_DATA == NC DP IG C CTRL_DATA MAKE_BASE=TRUE NO_TEST=TRUE		17 TP SATA F D2RP == NC SATA F D2RP MAKE_BASE=TRUE NO_TEST=TRUE	
19 TP NV RB L == NC NV RB L MAKE_BASE=TRUE NO_TEST=TRUE		19 TP USB 3N == NC USB 3N MAKE_BASE=TRUE NO_TEST=TRUE		18 TP DP IG D MLN<3..0> == NC DP IG D MLN<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		17 TP SATA F R2D CN == NC SATA F R2D CN MAKE_BASE=TRUE NO_TEST=TRUE	
19 TP NV WR RE L<1..0> == NC NV WR RE L<1..0> MAKE_BASE=TRUE NO_TEST=TRUE		19 TP USB 3P == NC USB 3P MAKE_BASE=TRUE NO_TEST=TRUE		18 TP DP IG D MLP<3..0> == NC DP IG D MLP<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		17 TP SATA F R2D CP == NC SATA F R2D CP MAKE_BASE=TRUE NO_TEST=TRUE	
19 TP NV WE CK L<1..0> == NC NV WE CK L<1..0> MAKE_BASE=TRUE NO_TEST=TRUE		19 TP USB 4N == NC USB 4N MAKE_BASE=TRUE NO_TEST=TRUE		18 TP DP IG D AUXN == NC DP IG D AUXN MAKE_BASE=TRUE NO_TEST=TRUE		17 TP SATA SSD D2R N == NC SATA SSD D2RN MAKE_BASE=TRUE NO_TEST=TRUE	
19 TP NV ALE == NC NV ALE MAKE_BASE=TRUE NO_TEST=TRUE		19 TP USB 4P == NC USB 4P MAKE_BASE=TRUE NO_TEST=TRUE		18 TP DP IG D AUXP == NC DP IG D AUXP MAKE_BASE=TRUE NO_TEST=TRUE		17 TP SATA SSD D2R P == NC SATA SSD D2RP MAKE_BASE=TRUE NO_TEST=TRUE	
19 TP NV CLE == NC NV CLE MAKE_BASE=TRUE NO_TEST=TRUE		19 TP USB 5N == NC USB 5N MAKE_BASE=TRUE NO_TEST=TRUE		18 TP DP IG D HPD == NC DP IG D HPD MAKE_BASE=TRUE NO_TEST=TRUE		17 TP SATA SSD R2D C N == NC SATA SSD R2D CN MAKE_BASE=TRUE NO_TEST=TRUE	
NC ON UNUSED MEM ALIASES		19 TP USB 5P == NC USB 5P MAKE_BASE=TRUE NO_TEST=TRUE		18 TP DP IG D CTRL_CLK == NC DP IG D CTRL_CLK MAKE_BASE=TRUE NO_TEST=TRUE		17 TP SATA SSD R2D C P == NC SATA SSD R2D CP MAKE_BASE=TRUE NO_TEST=TRUE	
11 TP MEM A CS L<7..4> == NC MEM A CS L<7..4> MAKE_BASE=TRUE NO_TEST=TRUE		19 TP USB 6N == NC USB 6N MAKE_BASE=TRUE NO_TEST=TRUE		18 TP DP IG D CTRL_DATA == NC DP IG D CTRL_DATA MAKE_BASE=TRUE NO_TEST=TRUE			
11 TP MEM A DQ CB<7..0> == NC MEM A DQ CB<7..0> MAKE_BASE=TRUE NO_TEST=TRUE		19 TP USB 6P == NC USB 6P MAKE_BASE=TRUE NO_TEST=TRUE		17 TP GFX VID<0..6> == NC GFX VID<0..6> MAKE_BASE=TRUE NO_TEST=TRUE			
11 TP MEM A DQS N<8> == NC MEM A DOSN<8> MAKE_BASE=TRUE NO_TEST=TRUE		19 TP USB 7N == NC USB 7N MAKE_BASE=TRUE NO_TEST=TRUE		17 TP GFX VSENSE N == NC GFX VSENSEN MAKE_BASE=TRUE NO_TEST=TRUE			
11 TP MEM A DQS P<8> == NC MEM A DOSP<8> MAKE_BASE=TRUE NO_TEST=TRUE		19 TP USB 7P == NC USB 7P MAKE_BASE=TRUE NO_TEST=TRUE		17 TP GFX VSENSE P == NC GFX VSENSEP MAKE_BASE=TRUE NO_TEST=TRUE			
11 TP MEM B CS L<7..4> == NC MEM B CS L<7..4> MAKE_BASE=TRUE NO_TEST=TRUE		19 TP USB 9N == NC USB 9N MAKE_BASE=TRUE NO_TEST=TRUE		18 TP SDVO TVCLKINN == NC SDVO TVCLKINN MAKE_BASE=TRUE NO_TEST=TRUE			
11 TP MEM B DQ CB<7..0> == NC MEM B DQ CB<7..0> MAKE_BASE=TRUE NO_TEST=TRUE		19 TP USB 9P == NC USB 9P MAKE_BASE=TRUE NO_TEST=TRUE		18 TP SDVO TVCLKINP == NC SDVO TVCLKINP MAKE_BASE=TRUE NO_TEST=TRUE			
11 TP MEM B DQS N<8> == NC MEM B DOSN<8> MAKE_BASE=TRUE NO_TEST=TRUE		19 TP USB 10N == NC USB 10N MAKE_BASE=TRUE NO_TEST=TRUE		18 TP SDVO STALLN == NC SDVO STALLN MAKE_BASE=TRUE NO_TEST=TRUE			
11 TP MEM B DQS P<8> == NC MEM B DOSP<8> MAKE_BASE=TRUE NO_TEST=TRUE		19 TP USB 10P == NC USB 10P MAKE_BASE=TRUE NO_TEST=TRUE		18 TP SDVO STALLP == NC SDVO STALLP MAKE_BASE=TRUE NO_TEST=TRUE			
NC ON UNUSED MISC ALIASES		19 TP USB 11N == NC USB 11N MAKE_BASE=TRUE NO_TEST=TRUE		18 TP SDVO INTN == NC SDVO INTN MAKE_BASE=TRUE NO_TEST=TRUE			
17 TP HDA SDIN1 == NC HDA SDIN1 MAKE_BASE=TRUE NO_TEST=TRUE		19 TP USB 11P == NC USB 11P MAKE_BASE=TRUE NO_TEST=TRUE		18 TP SDVO INTP == NC SDVO INTP MAKE_BASE=TRUE NO_TEST=TRUE			
17 TP HDA SDIN2 == NC HDA SDIN2 MAKE_BASE=TRUE NO_TEST=TRUE		19 TP USB 12N == NC USB 12N MAKE_BASE=TRUE NO_TEST=TRUE					
17 TP HDA SDIN3 == NC HDA SDIN3 MAKE_BASE=TRUE NO_TEST=TRUE		19 TP USB 12P == NC USB 12P MAKE_BASE=TRUE NO_TEST=TRUE					
TP JTAG XDP TRST L == NC JTAG XDP TRST L MAKE_BASE=TRUE NO_TEST=TRUE		19 TP USB 13N == NC USB 13N MAKE_BASE=TRUE NO_TEST=TRUE					
28 TP PCH PWM0 == NC PCH PWM0 MAKE_BASE=TRUE NO_TEST=TRUE		19 TP USB 13P == NC USB 13P MAKE_BASE=TRUE NO_TEST=TRUE					
28 TP PCH PWM1 == NC PCH PWM1 MAKE_BASE=TRUE NO_TEST=TRUE							
28 TP PCH PWM2 == NC PCH PWM2 MAKE_BASE=TRUE NO_TEST=TRUE							
28 TP PCH PWM3 == NC PCH PWM3 MAKE_BASE=TRUE NO_TEST=TRUE							
28 TP PCH SST == NC PCH SST MAKE_BASE=TRUE NO_TEST=TRUE							
9 SNS CPU THERMD N == NC SNS CPU THERMDN MAKE_BASE=TRUE NO_TEST=TRUE							
9 SNS CPU THERMD P == NC SNS CPU THERMDP MAKE_BASE=TRUE NO_TEST=TRUE							
8	7	6	5	4	3	2	1

SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE		UNUSED SIGNAL ALIAS	
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	8 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	7 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



D

D

C

C



B

B


A


A


PEG Slot Support





SYNC_MASTER=K74_MASTER		SYNC_DATE=N/A	
PAGE TITLE		Signal Aliases	
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	9 OF 110
		SHEET	8 OF 92













SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE		CPU GROUNDS	
		DRAWING NUMBER	051-8337
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0
		BRANCH	
		PAGE	14 OF 110
		SHEET	13 OF 92





CPU VCORE DECOUPLING

INTEL RECOMMENDATION 17X 22UF 0805




BULK CAPS ON CPU VREG PAGE 74

VTT (CPU Uncore) DECOUPLING

8X 22UF 0805, 7X 10UF 0805 INTEL RECOMMENDATION 9X22UF 0805

PLACEMENT_NOTE (C1650-C1657):


Place under socket cavity on secondary side.




PLACEMENT_NOTE (C1660-C1666):

Place at edge of socket.

BULK CAPS ON CPU VREG PAGE 72




BULK CAPS ON CPU VTT REG PAGE 74




Memory (CPU VCCDDR) DECOUPLING

2x 22uF 0805, 5x 1uF 0402




PLL (CPU VCCSFR) DECOUPLING

1x 22uF 0805, 1x 4.7uF 0603, 1x 2.2uF 0402, 2x 1uF 0402



CPU Power On Configuration (POC) Straps

Intel recommends all option straps should be provided in layout



MSI - MARKET SEGMENT IDENTIFICATION
PREVENTS THE PLATFORM BOOTING USING A HIGHER POWERED CPU

BOM GROUP	IMAX @ 900mV	CPU Gain Setting	BOM OPTIONS	Equivalent Gain
CPUPOC_IMAX_DIS		000	CPUPOC5D, CPUPOC4D, CPUPOC3D	
CPUPOC_IMAX_0_40	40A	001	CPUPOC5D, CPUPOC4D, CPUPOC3U	45
CPUPOC_IMAX_40_60	60A	010	CPUPOC5D, CPUPOC4U, CPUPOC3D	30
CPUPOC_IMAX_60_80	80A	011	CPUPOC5D, CPUPOC4U, CPUPOC3U	22.5
CPUPOC_IMAX_80_100	100A	100	CPUPOC5U, CPUPOC4D, CPUPOC3D	18
CPUPOC_IMAX_100_120	120A	101	CPUPOC5U, CPUPOC4D, CPUPOC3U	15
CPUPOC_IMAX_120_140	140A	110	CPUPOC5U, CPUPOC4U, CPUPOC3D	12.857
CPUPOC_IMAX_140_180	180A	111	CPUPOC5U, CPUPOC4U, CPUPOC3U	10

BOM GROUP	BOM OPTIONS
CLARKDALE_73W	CKD, CPUPOC_IMAX_60_80, CPUMSI2U, CPUMSI1D, CPUMSI0U
LYNNFIELD_82W	LFD, CPUPOC_IMAX_60_80, CPUMSI2U, CPUMSI1D, CPUMSI0U
LYNNFIELD_95W	LFD, CPUPOC_IMAX_100_120, CPUMSI2U, CPUMSI1U, CPUMSI0D

NOTE: BOM Configurations should not call out CPUPOCnU/D BOMOPTIONS directly.
Instead call out appropriate BOM GROUP defined in tables above.

SYNC MASTER=NICK		SYNC DATE=12/08/2009	
PAGE TITLE			
CPU NON-GFX DECOUPLING			
 Apple Inc.		DRAWING NUMBER	SHEET
		051-8337	D
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		16	OF 110
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		15	OF 92
IV ALL RIGHTS RESERVED			



D

C

B


A

D



C

B


A





SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE		CPU/PCH GFX DECOUPLING	
		DRAWING NUMBER	051-8337
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0
		BRANCH	
		PAGE	17 OF 110
		SHEET	16 OF 92





SYNC MASTER=NICK		SYNC DATE=12/08/2009	
PAGE TITLE			
PCH SATA/PCIE/CLK/LPC/SPI			
 Apple Inc.		DRAWING NUMBER 051-8337	
		SIZE A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I TO NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		REVISION A.0.0 BRANCH PAGE 18 OF 110 SHEET 17 OF 92	
















PAGE TITLE		PAGE	
PCH DECOUPLING		24 OF 110	
Apple Inc.		23 OF 92	
NOTICE OF PROPRIETARY PROPERTY:		23 OF 92	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		23 OF 92	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		23 OF 92	
II NOT TO REPRODUCE OR COPY IT		23 OF 92	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		23 OF 92	
IV ALL RIGHTS RESERVED		23 OF 92	









PAGE TITLE		SYNC MASTER=K23F		SYNC DATE=11/30/2009	
CLOCK (CK505)		DRAWING NUMBER		SIZE	
Apple Inc.		051-8337		D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION		A.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE		26 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET		25 OF 92	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					

DDR3 RESET Support


LFD CANNOT CONTROL THIS SIGNAL DIRECTLY SINCE IT MUST BE HIGH IN SLEEP AND CPU MEM RAILS ARE NOT POWERED IN SLEEP.




	CPU_RESET_L	ISOLATE_L	ME
S5	0	3.3V	
S0	0	3.3V	
S0	1.5V	3.3V	1.5V
S3	0	0	1.5V
S0	1.5V	3.3V	1.5V
S5	0	3.3V	0




SYNC MASTER=MATT		SYNC DATE=01/06/2016	
PAGE TITLE			
DDR3 RESET			
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		27 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		26 OF 92	
IV ALL RIGHTS RESERVED			




SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
CHIPSET SUPPORT			
 Apple Inc.		DRAWING NUMBER	051-8337
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0
		BRANCH	
		PAGE	28 OF 110
		SHEET	27 OF 92



SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
MEMORY CAPS			
 Apple Inc.		DRAWING NUMBER	051-8337
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0
		BRANCH	
		PAGE	30 OF 110
		SHEET	29 OF 92





Page Notes

Power aliases required by this page:

- PP1V5_S0_MEM_B
- PP1V5_S3_MEM_B
- PP0V75_S0_MEM_VTT_B
- PPSPD_S0_MEM_B (2.5 - 3.3V)

Signal aliases required by this page:

- I2C_SODIMMB_SCL - ALL DQ, DQS, DM SIGNALS;
- I2C_SODIMMB_SDA - TO FACILITATE BITMAPS WITH ALIASES

BOM options provided by this page:


(NONE)

SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
DDR3 S0-DIMM CONNECTOR B			
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		PAGE	32 OF 110
		SHEET	31 OF 92




	8	7	6	5	4	3	2	1					
D	CPU CHANNEL A DQS 0 -> DIMM A DQS 7		CPU CHANNEL B DQS 0 -> DIMM B DQS 7						D				
	MEM A DQS N<0>	=MEM A DQS N<7>	MEM B DQS N<0>	=MEM B DQS N<7>									
	MEM A DQS P<0>	MAKE_BASE=TRUE	MEM B DQS P<0>	MAKE_BASE=TRUE									
	MEM A DM<0>	MAKE_BASE=TRUE	MEM B DM<0>	MAKE_BASE=TRUE									
	MEM A DQ<7>	MAKE_BASE=TRUE	MEM B DQ<7>	MAKE_BASE=TRUE									
	MEM A DQ<6>	MAKE_BASE=TRUE	MEM B DQ<6>	MAKE_BASE=TRUE									
	MEM A DQ<5>	MAKE_BASE=TRUE	MEM B DQ<5>	MAKE_BASE=TRUE									
	MEM A DQ<4>	MAKE_BASE=TRUE	MEM B DQ<4>	MAKE_BASE=TRUE									
	MEM A DQ<3>	MAKE_BASE=TRUE	MEM B DQ<3>	MAKE_BASE=TRUE									
	MEM A DQ<2>	MAKE_BASE=TRUE	MEM B DQ<2>	MAKE_BASE=TRUE									
C	CPU CHANNEL A DQS 1 -> DIMM A DQS 6		CPU CHANNEL B DQS 1 -> DIMM B DQS 6						C				
	MEM A DQS N<1>	=MEM A DQS N<6>	MEM B DQS N<1>	=MEM B DQS N<6>									
	MEM A DQS P<1>	MAKE_BASE=TRUE	MEM B DQS P<1>	MAKE_BASE=TRUE									
	MEM A DM<1>	MAKE_BASE=TRUE	MEM B DM<1>	MAKE_BASE=TRUE									
	MEM A DQ<15>	MAKE_BASE=TRUE	MEM B DQ<15>	MAKE_BASE=TRUE									
	MEM A DQ<14>	MAKE_BASE=TRUE	MEM B DQ<14>	MAKE_BASE=TRUE									
	MEM A DQ<13>	MAKE_BASE=TRUE	MEM B DQ<13>	MAKE_BASE=TRUE									
	MEM A DQ<12>	MAKE_BASE=TRUE	MEM B DQ<12>	MAKE_BASE=TRUE									
	MEM A DQ<11>	MAKE_BASE=TRUE	MEM B DQ<11>	MAKE_BASE=TRUE									
	MEM A DQ<10>	MAKE_BASE=TRUE	MEM B DQ<10>	MAKE_BASE=TRUE									
B	CPU CHANNEL A DQS 2 -> DIMM A DQS 5		CPU CHANNEL B DQS 2 -> DIMM B DQS 5						B				
	MEM A DQS N<2>	=MEM A DQS N<5>	MEM B DQS N<2>	=MEM B DQS N<5>									
	MEM A DQS P<2>	MAKE_BASE=TRUE	MEM B DQS P<2>	MAKE_BASE=TRUE									
	MEM A DM<2>	MAKE_BASE=TRUE	MEM B DM<2>	MAKE_BASE=TRUE									
	MEM A DQ<23>	MAKE_BASE=TRUE	MEM B DQ<23>	MAKE_BASE=TRUE									
	MEM A DQ<22>	MAKE_BASE=TRUE	MEM B DQ<22>	MAKE_BASE=TRUE									
	MEM A DQ<21>	MAKE_BASE=TRUE	MEM B DQ<21>	MAKE_BASE=TRUE									
	MEM A DQ<20>	MAKE_BASE=TRUE	MEM B DQ<20>	MAKE_BASE=TRUE									
	MEM A DQ<19>	MAKE_BASE=TRUE	MEM B DQ<19>	MAKE_BASE=TRUE									
	MEM A DQ<18>	MAKE_BASE=TRUE	MEM B DQ<18>	MAKE_BASE=TRUE									
A	CPU CHANNEL A DQS 3 -> DIMM A DQS 4		CPU CHANNEL B DQS 3 -> DIMM B DQS 4						A				
	MEM A DQS N<3>	=MEM A DQS N<4>	MEM B DQS N<3>	=MEM B DQS N<4>									
	MEM A DQS P<3>	MAKE_BASE=TRUE	MEM B DQS P<3>	MAKE_BASE=TRUE									
	MEM A DM<3>	MAKE_BASE=TRUE	MEM B DM<3>	MAKE_BASE=TRUE									
	MEM A DQ<31>	MAKE_BASE=TRUE	MEM B DQ<31>	MAKE_BASE=TRUE									
	MEM A DQ<30>	MAKE_BASE=TRUE	MEM B DQ<30>	MAKE_BASE=TRUE									
	MEM A DQ<29>	MAKE_BASE=TRUE	MEM B DQ<29>	MAKE_BASE=TRUE									
	MEM A DQ<28>	MAKE_BASE=TRUE	MEM B DQ<28>	MAKE_BASE=TRUE									
	MEM A DQ<27>	MAKE_BASE=TRUE	MEM B DQ<27>	MAKE_BASE=TRUE									
	MEM A DQ<26>	MAKE_BASE=TRUE	MEM B DQ<26>	MAKE_BASE=TRUE									
MEMORY CLOCK ALIASING													
MEM A CLK P<0>	MAKE_BASE=TRUE	=MEM A CLK P<0>	MEM B CLK P<0>	MAKE_BASE=TRUE	=MEM B CLK P<0>								
MEM A CLK N<0>	MAKE_BASE=TRUE	=MEM A CLK N<0>	MEM B CLK N<0>	MAKE_BASE=TRUE	=MEM B CLK N<0>								
MEM A CLK P<1>	MAKE_BASE=TRUE	=MEM A CLK P<1>	MEM B CLK P<1>	MAKE_BASE=TRUE	=MEM B CLK P<1>								
MEM A CLK N<1>	MAKE_BASE=TRUE	=MEM A CLK N<1>	MEM B CLK N<1>	MAKE_BASE=TRUE	=MEM B CLK N<1>								
MEM A CLK P<2>	MAKE_BASE=TRUE	=MEM A CLK P<2>	MEM B CLK P<2>	MAKE_BASE=TRUE	=MEM B CLK P<2>								
MEM A CLK N<2>	MAKE_BASE=TRUE	=MEM A CLK N<2>	MEM B CLK N<2>	MAKE_BASE=TRUE	=MEM B CLK N<2>								
MEM A CLK P<3>	MAKE_BASE=TRUE	=MEM A CLK P<3>	MEM B CLK P<3>	MAKE_BASE=TRUE	=MEM B CLK P<3>								
MEM A CLK N<3>	MAKE_BASE=TRUE	=MEM A CLK N<3>	MEM B CLK N<3>	MAKE_BASE=TRUE	=MEM B CLK N<3>								
MEM B CLK P<0>	MAKE_BASE=TRUE	=MEM B CLK P<0>	MEM B CLK N<0>	MAKE_BASE=TRUE	=MEM B CLK N<0>								
MEM B CLK P<1>	MAKE_BASE=TRUE	=MEM B CLK P<1>	MEM B CLK N<1>	MAKE_BASE=TRUE	=MEM B CLK N<1>								
MEM B CLK N<1>	MAKE_BASE=TRUE	=MEM B CLK N<1>	MEM B CLK P<2>	MAKE_BASE=TRUE	=MEM B CLK P<2>								
MEM B CLK P<2>	MAKE_BASE=TRUE	=MEM B CLK P<2>	MEM B CLK N<2>	MAKE_BASE=TRUE	=MEM B CLK N<2>								
MEM B CLK N<2>	MAKE_BASE=TRUE	=MEM B CLK N<2>	MEM B CLK P<3>	MAKE_BASE=TRUE	=MEM B CLK P<3>								
MEM B CLK P<3>	MAKE_BASE=TRUE	=MEM B CLK P<3>	MEM B CLK N<3>	MAKE_BASE=TRUE	=MEM B CLK N<3>								
MEM B CLK N<3>	MAKE_BASE=TRUE	=MEM B CLK N<3>											

SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE		SIZE	
DDR3 ALIAS AND BITSWAPS		051-8337	
Apple Inc.		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		33 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		32 OF 92	
IV ALL RIGHTS RESERVED			




PAGE TITLE		PAGE TITLE	
PCI-E MiniCard Connector		PCI-E MiniCard Connector	
Apple Inc.		Apple Inc.	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		DRAWING NUMBER 051-8337 REVISION A.0.0 BRANCH PAGE 34 OF 110 SHEET 33 OF 92	

USB HUB - 1




USB HUB-2




SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE		USB HUB 2	
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	36 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	35 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




CAESAR II/IV 1V2 RAIL SUPPLY



CAESAR II/IV 25MHZ XTAL




CAESAR II/IV ACTIVITY LED




3.3V ENET FET


ENET_PWR_ON = "S0" || (S3 power && WOL_EN)





CAESAR II/IV WAKE# ISOLATION




SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE		Caesar II/IV Support	
Apple Inc.		DRAWING NUMBER	051-8337
NOTICE OF PROPRIETARY PROPERTY:		REVISION	A.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	38 OF 110
II NOT TO REPRODUCE OR COPY IT		SHEET	36 OF 92
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	





PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0654	1	K22/K23 PROD. RJ45	J4000	CRITICAL	METAL_IO
514-0733	1	K74/K75 RJ45, PLASTIC, PD/NI	J4000	CRITICAL	PLASTIC_IO


SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE			
Ethernet Connector			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-8337	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		A.0.0	
		BRANCH	
		PAGE	
			40 OF 110
		SHEET	
			38 OF 92




SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE		FireWire LLC/PHY (XIO2213B)	
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	41 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	39 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




1394 PHY 1.95V SUPPLY



FireWire Aliases For Connectivity




1394 PHY STRAPPING OPTIONS




THERE ARE THREE FIREWIRE PORTS, BUT ONLY ONE IS USED.NO STUFF MEANS THAT IT IS IN BILINGUL MODE PULL-UPS ASSERT/ENABLE DATA STROBE ONLY MODE.

iMacs are now one port only and have Power Code "000"


Termination Place close to FireWire PHY



2ND & 3RD TPA/TPB PAIR UNUSED




SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE		FW: 1394B MISC	
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	42 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	40 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=MASTER		SYNC DATE=11/17/2009	
PAGE TITLE		FIREWIRE CONNECTOR	
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
		BRANCH	
		PAGE	43 OF 110
		SHEET	41 OF 92




SILKSCREEN:HDD SATA PORT A0 FOR HDD




SATA Activity LED




SILKSCREEN:ODD SATA PORT A1 FOR SLIMLINE ODD



SILKSCREEN:ODD_PWR



SYNC_MASTER=K74_MASTER		SYNC_DATE=N/A	
PAGE TITLE		SATA Connectors	
DRAWING NUMBER		051-8337	SIZE D
REVISION		A.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY:		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		45 OF 110	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT		42 OF 92	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



USB PORT POWER:

EACH PORT IS HARDWARE CAPABLE OF 1.5A
SOFTWARE WILL ALLOW 500 MA PER PORT, PLUS
1200 MA 'EXTRA' POWER TO BE DISTRIBUTED TO APPROVED
DEVICES ON A FIRST-COME, FIRST-SERVED BASIS

EXAMPLE: WIRED KEYBOARD WITH 2 500 MA PORTS = 1100 MA TOTAL ON ONE PORT

500 MA STANDARD + 600 MA 'EXTRA' POWER
IPHONE 'FAST' CHARGING AT 1000 MA ON ANOTHER PORT


500 MA STANDARD + 500 MA 'EXTRA' POWER
2 STANDARD PORTS AT 500 MA EACH
TOTAL: 3100 MA (STILL 100 MA SPARE EXTRA POWER)

IN S3, SOFTWARE MAY ALLOCATE UP TO 2000 MA TOTAL FOR CHARGING DEVICES


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0672	2	K22/K23 PROD. USB	J4600, J4610	CRITICAL	METAL_IO
514-0731	2	K74/K75 USB, PLASTIC, PD/NI	J4600, J4610	CRITICAL	PLASTIC_IO

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0659	2	K22/K23 PROD. USB	J4620, J4630	CRITICAL	METAL_IO
514-0732	2	K74/K75 USB, PLASTIC, PD/NI	J4620, J4630	CRITICAL	PLASTIC_IO


SYNC MASTER=MASTER		SYNC DATE=11/30/2009	
EXTERNAL USB CONNECTORS		DRAWING NUMBER	051-8337
Apple Inc.		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	46 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	43 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



CAMERA/ALS & BLUETOOTH (K37A) CONNECTOR




[illegible]

SYNCH MASTER=MASTER		SYNCH DATE=11/06/2009		A	
PAGE TITLE					
Internal USB Connections					
 Apple Inc.			DRAWING NUMBER		SIZE
			051-8337		D
			REVISION		
			A.0.0		
NOTICE OF PROPRIETARY PROPERTY:			BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			PAGE		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			47 OF 110		
II NOT TO REPRODUCE OR COPY IT			SHEET		
III NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART			44 OF 92		
IV ALL RIGHTS RESERVED					



PAGE TITLE		SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
SD READER CONNECTOR		DRAWING NUMBER		SIZE	
Apple Inc.		051-8337		D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION		A.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE		48 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET		45 OF 92	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.



NOTE: SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.

SMC_PB3:
SMC_IG_THROTTLE_L for MG systems.
Otherwise, TP/NC okay (was ISENSE_CAL_EN)


PAGE TITLE		SYNC DATE=N/A	
SMC		DRAWING NUMBER	
Apple Inc.		051-8337	
REVISION		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		49 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		46 OF 92	
IV ALL RIGHTS RESERVED			




D




B




LPC+SPI Connector




Alternate SPI ROM Support




SPI Bus Series Resistance Option





SYNC MASTER=DAVE		SYNC DATE=01/07/2016	
PAGE TITLE		SMBus Connections	
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	52 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	49 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


CPU 1.5V CURRENT SENSE




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
10450018	1	RES, 2 MILLIOHM, 1206	R5300	CPU_1V5_SENSE
10150414	1	RES, 0 OHM, 1206, 20 MILLIOHM MAX	R5300	PRODUCTION
13250080	2	CAP, 0.22UF, 402	C5301, C5302	CPU_1V5_SENSE
11650004	2	RES, 0 OHM, 402	C5301, C5302	PRODUCTION

CPU 1.5V VOLTAGE SENSE


CPU Voltage Sense / Filter




CPU CURRENT SENSE AMP & FILTER




CPU VTT CURRENT SENSE



MXM PWRSRC CURRENT & VOLTAGE SENSE




SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE		CPU/GPU POWER SENSE	
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	53 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	50 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE		HDD TEMP SENSE	
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	54 OF 110
		SHEET	51 OF 92


REMOTE HEATSINK SENSORS



REMOTE SKIN & ODD THERMAL SENSORS




PLACE HSK SENSOR CONN. TOP SIDE NEAR MXM OR CPU





SILK_PART=ODD TEMP

SILK_PART=SKIN TEMP




AMBIENT SENSE CONNECTOR COMBINED WITH CPU FAN






FAN 2 UNUSED



FAN 3





SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE		CPU FAN & AMBIENT SENSE	
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	57 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	54 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=K23F		SYNC DATE=11/30/2009	
PAGE TITLE			
SPI ROM			
 Apple Inc.		DRAWING NUMBER	051-8337
		SIZE	D
		REVISION	A.0.0
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	61 OF 110
		SHEET	55 OF 92



HP OUT ZOBEL NETWORK




SYNC MASTER-BREECE		SYNC DATE=02/02/2010	
PAGE TITLE		DRAWING NUMBER	
AUDIO: CODEC/REGULATOR		051-8337	
 Apple Inc.		SIZE	
		D	
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE IT NOT TO REPRODUCE OR COPY IT IT IS NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IN ALL RIGHTS RESERVED		PAGE	
		62 OF 110	
		SHEET	
		56 OF 92	




SYNC MASTER=BREECE		SYNC DATE=02/02/2016	
PAGE TITLE			
AUDIO: FILTER/BUFFER			
 Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	63 OF 110
		SHEET	57 OF 92

RIGHT CH. SPEAKER AMP APPLE P/N 353S2768




PAGE TITLE		PAGE DATE=02/02/2016	
AUDIO: SPEAKER AMP_1		DRAWING NUMBER	
Apple Inc.		051-8337	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		A.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		64 OF 110	
IV ALL RIGHTS RESERVED		SHEET	
		58 OF 92	

LEFT CH. SPEAKER AMP APPLE P/N 353S2768




PAGE TITLE		SYNC DATE=02/02/2016	
AUDIO: SPEAKER AMP		DRAWING NUMBER	051-8337
Apple Inc.		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	65 OF 110
		SHEET	59 OF 92







AUDIO STAR GND AND STUFFING OPTIONS



Internal Microphone Impedance Matching



IPHS HS Detect Debounce CKT




Digital Out

Headphone Out

LI Insert Detect

DP Audio Enable




SYNC_MASTER=BREECE		SYNC_DATE=02/02/2016	
PAGE TITLE		AUDIO: Detects/Grounding	
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	67 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	61 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



FUNCTION	PIN	CONVERTER	VOLUME	ENABLE/ CNTRL TYPE	DETECT/INTERRUPT
PRIMARY	0X0B	0X04	0X04	GPIO 3	N/A
SECONDARY	0X0A	0X03	0X03	GPIO 3	N/A
HEADPHONES	0X09	0X02	0X02	N/A	0X09 (A)
LINE INPUT	0X0C	0X05	0X05	N/A	LINE IN
BUILT-IN MICROPHONE	0X0D(13,B,RIGHT)	0X06	0X06	MICBIAS 80%	N/A
HEADSET MICROPHONE	0X0D (13,V22,B,LEFT)	0X06	0X06	MIKEY	MIKEY
SPDIF OUT	0X10	0X08	N/A	N/A	0X0D (B)
SPDIF IN	0X0F	0X07	N/A	N/A	N/A
MIKEY	N/A	N/A	N/A	MCP GPIO_38	MCP GPIO_5

MIKEY RECEIVER CKT

WRITE: 0X72 READ: 0X73 APN 353S2256




FLP = 8.82 KHZ
FHP = 80 HZ

SYNC MASTER=BREECE		SYNC DATE=02/02/2016	
PAGE TITLE		AUDIO: Mikey	
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	68 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	62 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




State	Manageability	SMC_PM_G2_ENABLE	PM_S4_STATE_L	PM_SLP_S3_L	PM_SLP_S4_L	
Run (S0/M0)	N/A	1	1	1	1	
Sleep (S3/M1)	On	1	1	0	1	
Soft-Off (S5/M1)	On	1	0	0	1	
Sleep (S3/M-Off)	Off	1	1	0	1	0
Soft-Off (S5/M-Off)	Off	1	0	0	0	0
Battery Off (G3Hot)	N/A	0	0	0	0	0

SLP_S4 ENABLES





SLP_S3 ENABLES






SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE		POWER SEQUENCING ENABLES	
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	69 OF 110
		SHEET	63 OF 92


PGOOD COMPARATORS FOR PP1V8_S0 AND PP12V_S0




S0 RAILS PG00D



SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
POWER SEQUENCING PG00D			
 Apple Inc.		DRAWING NUMBER	051-8337
		SIZE	D
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		70 OF 110	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		64 OF 92	





OUTPUT BULK DECOUPLING: 128S0209
PPVCORE_S0_CPU_REG
???A MAX

SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE		VREG: CPU CORE - PHASES 1-3	
Apple Inc.		DRAWING NUMBER	051-8337
NOTICE OF PROPRIETARY PROPERTY:		REVISION	A.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	72 OF 110
II NOT TO REPRODUCE OR COPY IT		SHEET	66 OF 92
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	



D

C

B

A

D

C

B

A

8

7

6

5


4

3

2

1

PPVCORE_S0_CPU_REG



8

7

6

5

4

3


2

1

SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE		VREG: CPU CORE - CAPS	
		DRAWING NUMBER	051-8337
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0
		BRANCH	
		PAGE	73 OF 110
		SHEET	67 OF 92

CPU VTT REG 1.1V

O/P= PPVTT_S0_CPU_REG




1.1V DEFAULT, OTHER VALUES TBD

VID<2:0>	Voltage
000	+1.100V

SYNC MASTER=NICK		SYNC DATE=12/08/2009	
PAGE TITLE		CPU VTT REGULATOR	
Apple Inc.		DRAWING NUMBER	051-8337
NOTICE OF PROPRIETARY PROPERTY:		REVISION	A.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	74 OF 110
II NOT TO REPRODUCE OR COPY IT		SHEET	68 OF 92
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	


IBEX PEAK CORE REG 1.05V OUTPUT = PP1V05_S0_REG

PP1V05_S0_REG
VOUT = 1.05V
PEAK = 7.5A
AVG = 3A



$$V_{OUT} = 0.75 \times \left(1 + \frac{R_{7615}}{R_{7616}} \right) = 1.05$$

PAGE TITLE		SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
IBEX PEAK CORE					
Apple Inc.		DRAWING NUMBER		SIZE	
		051-8337		D	
		REVISION		A.0.0	
		BRANCH			
		PAGE		76 OF 110	
		SHEET		69 OF 92	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED					



5V S3 REGULATOR

Power Rating ?

5V OUTPUT

OUTPUT BULK DECOUPLING:

$$V_{out} = 0.6V * (1 + R_a / R_b)$$


SYNC MASTER=NICK PAGE 1111		SYNC DATE=12/08/2009 A	
5V_S3 / 3V3_S5 VREGS			
 Apple Inc.		DRAWING NUMBER 051-8337	SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH PAGE 77 OF 110	SHEET 70 OF 92



C





A



3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC VRef generator





SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE		S3+S0 FETS	
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	80 OF 110
		SHEET	73 OF 92



Page Notes


Power aliases required by this page:

- =PP3V3_S0_MXM
- =PP5V_S0_MXM
- =PPV_S0_MXM_PWRSRC

Signal aliases required by this page:
(NONE)

BOM options provided by this page:

- MXM



SYNC MASTER=K23F		SYNC DATE=11/30/2009	
PAGE TITLE		MXM PCIe, DP & Power	
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	84 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	74 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



Page Notes

Power aliases required by this page:

- =PP3V3_S0_MXM

Signal aliases required by this page:


- =SMB_MXM_THRM_DATA - =PM_MXM_PG00D_PULLUP
- =SMB_MXM_THRM_CLK

BOM options provided by this page:

PULLUPS & PULLDOWNS AT MXM CONNECTOR


FLOAT = NORMAL VGA_MODE
GND = SECONDARY DISPLAY CARD

FLOAT = LOW SWING
GND = HIGH SWING



MXM SYSTEM INFORMATION ROM

PLACE CLOSE TO J8400



PAGE TITLE		SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
MXM I/O		DRAWING NUMBER		SIZE	
Apple Inc.		051-8337		D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION		A.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE		85 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET		75 OF 92	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					



MXM TX CAPS

84	B	PEG_R2D_C_P<0>	MXM C8600 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<15>	74 84
		PEG_R2D_C_N<0>	MXM C8601 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<15>	74 84
84	B	PEG_R2D_C_N<1>	MXM C8602 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<14>	74 84
		PEG_R2D_C_P<1>	MXM C8603 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<14>	74 84
84	B	PEG_R2D_C_N<2>	MXM C8604 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<13>	74 84
		PEG_R2D_C_P<2>	MXM C8605 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<13>	74 84
84	B	PEG_R2D_C_P<3>	MXM C8606 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<12>	74 84
		PEG_R2D_C_N<3>	MXM C8607 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<12>	74 84
84	B	PEG_R2D_C_N<4>	MXM C8608 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<11>	74 84
		PEG_R2D_C_P<4>	MXM C8609 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<11>	74 84
84	B	PEG_R2D_C_N<5>	MXM C8610 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<10>	74 84
		PEG_R2D_C_P<5>	MXM C8611 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<10>	74 84
84	B	PEG_R2D_C_P<6>	MXM C8612 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<9>	74 84
		PEG_R2D_C_N<6>	MXM C8613 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<9>	74 84
84	B	PEG_R2D_C_N<7>	MXM C8614 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<8>	74 84
		PEG_R2D_C_P<7>	MXM C8615 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<8>	74 84
84	B	PEG_R2D_C_P<8>	MXM C8616 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<7>	74 84
		PEG_R2D_C_N<8>	MXM C8617 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<7>	74 84
84	B	PEG_R2D_C_P<9>	MXM C8618 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<6>	74 84
		PEG_R2D_C_N<9>	MXM C8619 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<6>	74 84
84	B	PEG_R2D_C_N<10>	MXM C8620 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<5>	74 84
		PEG_R2D_C_P<10>	MXM C8621 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<5>	74 84
84	B	PEG_R2D_C_N<11>	MXM C8622 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<4>	74 84
		PEG_R2D_C_P<11>	MXM C8623 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<4>	74 84
84	B	PEG_R2D_C_P<12>	MXM C8624 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<3>	74 84
		PEG_R2D_C_N<12>	MXM C8625 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<3>	74 84
84	B	PEG_R2D_C_N<13>	MXM C8626 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<2>	74 84
		PEG_R2D_C_P<13>	MXM C8627 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<2>	74 84
84	B	PEG_R2D_C_P<14>	MXM C8628 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<1>	74 84
		PEG_R2D_C_N<14>	MXM C8629 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<1>	74 84
84	B	PEG_R2D_C_N<15>	MXM C8630 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<0>	74 84
		PEG_R2D_C_P<15>	MXM C8631 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<0>	74 84

MXM RX CAPS

84	74	MXM_PCIE_D2R_P<15>	MXM C8632 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<0>	8 84
		MXM_PCIE_D2R_N<15>	MXM C8633 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<0>	8 84
84	74	MXM_PCIE_D2R_P<14>	MXM C8634 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<1>	8 84
		MXM_PCIE_D2R_N<14>	MXM C8635 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<1>	8 84
84	74	MXM_PCIE_D2R_P<13>	MXM C8636 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<2>	8 84
		MXM_PCIE_D2R_N<13>	MXM C8637 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<2>	8 84
84	74	MXM_PCIE_D2R_P<12>	MXM C8638 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<3>	8 84
		MXM_PCIE_D2R_N<12>	MXM C8639 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<3>	8 84
84	74	MXM_PCIE_D2R_P<11>	MXM C8640 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<4>	8 84
		MXM_PCIE_D2R_N<11>	MXM C8641 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<4>	8 84
84	74	MXM_PCIE_D2R_P<10>	MXM C8642 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<5>	8 84
		MXM_PCIE_D2R_N<10>	MXM C8643 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<5>	8 84
84	74	MXM_PCIE_D2R_P<9>	MXM C8644 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<6>	8 84
		MXM_PCIE_D2R_N<9>	MXM C8645 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<6>	8 84
84	74	MXM_PCIE_D2R_P<8>	MXM C8646 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<7>	8 84
		MXM_PCIE_D2R_N<8>	MXM C8647 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<7>	8 84
84	74	MXM_PCIE_D2R_P<7>	MXM C8648 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<8>	8 84
		MXM_PCIE_D2R_N<7>	MXM C8649 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<8>	8 84
84	74	MXM_PCIE_D2R_P<6>	MXM C8650 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<9>	8 84
		MXM_PCIE_D2R_N<6>	MXM C8651 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<9>	8 84
84	74	MXM_PCIE_D2R_P<5>	MXM C8652 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<10>	8 84
		MXM_PCIE_D2R_N<5>	MXM C8653 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<10>	8 84
84	74	MXM_PCIE_D2R_P<4>	MXM C8654 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<11>	8 84
		MXM_PCIE_D2R_N<4>	MXM C8655 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<11>	8 84
84	74	MXM_PCIE_D2R_P<3>	MXM C8656 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<12>	8 84
		MXM_PCIE_D2R_N<3>	MXM C8657 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<12>	8 84
84	74	MXM_PCIE_D2R_P<2>	MXM C8658 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<13>	8 84
		MXM_PCIE_D2R_N<2>	MXM C8659 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<13>	8 84
84	74	MXM_PCIE_D2R_P<1>	MXM C8662 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<14>	8 84
		MXM_PCIE_D2R_N<1>	MXM C8663 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<14>	8 84
84	74	MXM_PCIE_D2R_P<0>	MXM C8660 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<15>	8 84
		MXM_PCIE_D2R_N<0>	MXM C8661 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<15>	8 84

SYNC MASTER=K23F		SYNC DATE=11/30/2009	
PAGE TITLE			
MXM PCIE CAPS			
 Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE		86 OF 110	
SHEET		76 OF 92	



Page Notes

Power aliases required by this page:

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Unused MXM Interfaces

87 75	MXM LVDS A CLK N	==	NC MXM LVDS A CLK N	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS A CLK P	==	NC MXM LVDS A CLK P	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS A DATA N<0>	==	NC MXM LVDS A DATA N<0>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS A DATA P<0>	==	NC MXM LVDS A DATA P<0>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS A DATA N<1>	==	NC MXM LVDS A DATA N<1>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS A DATA P<1>	==	NC MXM LVDS A DATA P<1>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS A DATA N<2>	==	NC MXM LVDS A DATA N<2>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS A DATA P<2>	==	NC MXM LVDS A DATA P<2>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS A DATA N<3>	==	NC MXM LVDS A DATA N<3>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS A DATA P<3>	==	NC MXM LVDS A DATA P<3>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS B CLK N	==	NC MXM LVDS B CLK N	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS B CLK P	==	NC MXM LVDS B CLK P	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS B DATA N<0>	==	NC MXM LVDS B DATA N<0>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS B DATA P<0>	==	NC MXM LVDS B DATA P<0>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS B DATA N<1>	==	NC MXM LVDS B DATA N<1>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS B DATA P<1>	==	NC MXM LVDS B DATA P<1>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS B DATA N<2>	==	NC MXM LVDS B DATA N<2>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS B DATA P<2>	==	NC MXM LVDS B DATA P<2>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS B DATA N<3>	==	NC MXM LVDS B DATA N<3>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS B DATA P<3>	==	NC MXM LVDS B DATA P<3>	==	MAKE_BASE=TRUE NO_TEST=TRUE

Unused MXM DP Interfaces

87 74	MXM DP B MI P<0..3>	==	NC MXM DP B MI P<0..3>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM DP B MI N<0..3>	==	NC MXM DP B MI N<0..3>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM DP B AUX P	==	NC MXM DP B AUX P	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM DP B AUX N	==	NC MXM DP B AUX N	==	MAKE_BASE=TRUE NO_TEST=TRUE
74	MXM DP B HPD	==	NC MXM DP B HPD	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM DP D MI P<0..3>	==	NC MXM DP D MI P<0..3>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM DP D MI N<0..3>	==	NC MXM DP D MI N<0..3>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM DP D AUX P	==	NC MXM DP D AUX P	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM DP D AUX N	==	NC MXM DP D AUX N	==	MAKE_BASE=TRUE NO_TEST=TRUE
74	MXM DP D HPD	==	NC MXM DP D HPD	==	MAKE_BASE=TRUE NO_TEST=TRUE

UNUSED MXM CONTROL SIGNALS

75	MXM PNL BL EN	==	NC MXM PNL BL EN	==	MAKE_BASE=TRUE NO_TEST=TRUE
75	MXM PNL PWR EN	==	NC MXM PNL PWR EN	==	MAKE_BASE=TRUE NO_TEST=TRUE

DISPLAY AUDIO MUX NOT USED - SEND SPDIF TO CODEC

85 60	TPN	AUD SPDIF IN	==	AUD SPDIF IN CODEC	OUT	56
		MAKE_BASE=TRUE				
78	TPN	DP INT SPDIF AUDIO	==	TP DP INT SPDIF AUDIO		
		MAKE_BASE=TRUE				

SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
Display: Aliases			
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	87 OF 110
		SHEET	77 OF 92



Page Notes

Power aliases required by this page:


- =PP12V_S0_LCD
- =PP3V3_S0_DP

Signal aliases required by this page:

- =SMB_DP_TCON_SCL, =SMB_DP_TCON_SDA


BOM options provided by this page:

INTERNAL DP INTERFACE




BACKLIGHT CONTROL SUPPORT


guarantee backlight is
only on when Panel has valid video



SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE 12/12		Display: Int DP Connector	
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	90 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	78 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

EQ & Re-Driver for DP source





SYNC MASTER=DAVE		SYNC DATE=01/07/2016	
PAGE TITLE			
DISPLAYPORT CONNECTIONS			
 Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE		PAGE	92 OF 110
PROPERTY OF APPLE COMPUTER, INC.		SHEET	80 OF 92
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



8

7

6

5

4

3

2

1

K74/K75 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, BOTTOM	NO_TYPE, BGA_P1MM	MM	15.5.1

PHYSICAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	100 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35_OHM_SE	TOP, BOTTOM	Y	0.21 MM	0.085 MM	=STANDARD		
35_OHM_SE	*	Y	0.19 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
39_OHM_SE	TOP, BOTTOM	Y	0.175 MM	0.085 MM	=STANDARD		
39_OHM_SE	*	Y	0.16 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.135 MM	0.085 MM	=STANDARD		
45_OHM_SE	*	Y	0.12 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.1 MM	0.085 MM	15 MM		
50_OHM_SE	*	Y	0.1 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.085 MM	0.085 MM	=STANDARD		
55_OHM_SE	*	Y	0.076 MM	0.075 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	ISL3, ISL6	Y	0.155 MM	0.085 MM	=STANDARD	0.135 MM	0.1 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.165 MM	0.085 MM	=STANDARD	0.130 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL6	Y	0.115 MM	0.085 MM	=STANDARD	0.2 MM	0.1 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.085 MM	=STANDARD	0.2 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL6	Y	0.099 MM	0.085 MM	12 MM	0.200 MM	0.1 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.110 MM	0.085 MM	=STANDARD	0.200 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL6	Y	0.081 MM	0.085 MM	=STANDARD	0.25 MM	0.1 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.091 MM	0.085 MM	=STANDARD	0.25 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	TOP, BOTTOM	Y	0.075 MM	0.085 MM	=STANDARD	0.320 MM	0.15 MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.085 MM
POWER_WIDTH	*	Y	0.600 MM	0.200 MM	3.0 MM	=STANDARD	=STANDARD
POWER_CTL	*	Y	0.300 MM	0.200 MM	3.0 MM	=STANDARD	=STANDARD
RCOMP	*	Y	0.254 MM	0.200 MM	3.0 MM	=STANDARD	

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
POWER	BGA_P1MM	POWER_CTL
POWER	*	POWER_WIDTH
VR_CTL_PHY	BGA_P1MM	DEFAULT
VR_CTL_PHY	*	POWER_CTL

SPACING RULE SET

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?
5:1_SPACING	*	0.5 MM	?
6:1_SPACING	*	0.6 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
GND_P2MM	*	0.2 MM	1000
PWR_P2MM	*	0.2 MM	1000
SWITCHNODE	*	0.8 MM	1000

CONSTRAINTS FOR BGA AREA

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	0.2 MM	?


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA_P1MM	BGA_P1MM
MEM_CLK	*	BGA_P1MM	BGA_P2MM
CLK_PCIE	*	BGA_P1MM	BGA_P1MM
CLK_LPC	*	BGA_P1MM	BGA_P1MM
CLK_PCI	*	BGA_P1MM	BGA_P1MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	*	*	STANDARD

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
POWER	*	*	STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.150 MM	?
2X_DIELECTRIC	TOP, BOTTOM	0.160 MM	?
3X_DIELECTRIC	*	0.220 MM	?
3X_DIELECTRIC	TOP, BOTTOM	0.240 MM	?
4X_DIELECTRIC	*	0.300 MM	?
4X_DIELECTRIC	TOP, BOTTOM	0.320 MM	?
5X_DIELECTRIC	*	0.380 MM	?
5X_DIELECTRIC	TOP, BOTTOM	0.400 MM	?

SYNC MASTER=K74_MASTER		SYNC DATE=N/A	
PAGE TITLE			
K74/K75 RULE DEFINITIONS			
 Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	100 OF 110
		SHEET	82 OF 92





PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
PCIE_850	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_1000	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
PCIE	*	=4X_DIELECTRIC	?	PCIE	TOP,BOTTOM	=4X_DIELECTRIC	?
CLK_PCIE	*	0.5 MM	?				

CPU

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_RCOMP_PHY	*	Y	0.254 MM	0.200 MM	3.0 MM	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?
CPU_ITP	*	0.2 MM	?
CPU_RCOMP	*	0.2 MM	?

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
SATA_850	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
SATA	*	=5X_DIELECTRIC	?	SATA	TOP,BOTTOM	=5X_DIELECTRIC	?

ELECTRICAL_CONSTRAINT_SET		NET_TYPE	
		PHYSICAL	SPACING
PCIE GRAPHICS			
	PCIE_850	PCIE	PEG R2D C P<15..0>8 76
	PCIE_850	PCIE	PEG R2D C N<15..0>8 76
	PCIE_850	PCIE	PEG D2R P<15..0>8 76
	PCIE_850	PCIE	PEG D2R N<15..0>8 76
	PCIE_850	PCIE	MXM PCIE R2D P<15..0>74 76
	PCIE_850	PCIE	MXM PCIE R2D N<15..0>74 76
	PCIE_850	PCIE	MXM PCIE D2R P<15..0>74 76
	PCIE_850	PCIE	MXM PCIE D2R N<15..0>74 76
PCIE I/O			
	PCIE_850	PCIE	PCIE MINI R2D P33
	PCIE_850	PCIE	PCIE MINI R2D N33
	PCIE_850	PCIE	PCIE MINI R2D C P17 33
	PCIE_850	PCIE	PCIE MINI R2D C N17 33
	PCIE_850	PCIE	PCIE MINI D2R P17 33
	PCIE_850	PCIE	PCIE MINI D2R N17 33
	PCIE_850	PCIE	PCIE FW R2D P39
	PCIE_850	PCIE	PCIE FW R2D N39
	PCIE_850	PCIE	PCIE FW R2D C P17 39
	PCIE_850	PCIE	PCIE FW R2D C N17 39
	PCIE_850	PCIE	PCIE FW D2R P17 39
	PCIE_850	PCIE	PCIE FW D2R N17 39
	PCIE_850	PCIE	PCIE FW D2R C P39
	PCIE_850	PCIE	PCIE FW D2R C N39
	</		

ANY OTHER LYNNFIELD CONSTRAINTS NOT COVERED ON PAGES 101 AND 107 SHOULD GO ON THIS PAGE TOO

SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE		PCIE/DMI/FDI/SATA CONSTRAINTS	
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	102 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	84 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



8

7

6

5

4

3

2

1

PCH CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
CLK_PCH	*	0.2 MM	?
COMP_PCH	*	0.2 MM	?

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
PCI	*	=STANDARD	?
CLK_PCI	*	0.2 MM	?

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
LPC	*	0.15 MM	?
CLK_LPC	*	0.2 MM	?

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
USB	*	=2X_DIELECTRIC	?	USB	TOP,BOTTOM	=4X_DIELECTRIC	?

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
SMB	*	=2X_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
HDA	*	=2X_DIELECTRIC	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE		

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
SPI	*	0.2 MM	?

XTAL Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
CLK_XTAL	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
XTAL	*	=4X_DIELECTRIC	?

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
	PCI_55S	PCI		PCI REQ0 L 19
	PCI_55S	PCI		PCI REQ1 L 19
	CLK_PCI_55S	CLK_PCI		PCH CLK33M PCIOUT 19 27
	CLK_PCI_55S	CLK_PCI		PCH CLK33M PCIIN 17 27
	LPC_55S	LPC		LPC AD<3..0> 17 46 48
	LPC_55S	LPC		LPC FRAME L 17 46 48
	CLK_LPC_55S	CLK_LPC		LPC CLK33M SMC R 19 27
	CLK_LPC_55S	CLK_LPC		LPC CLK33M SMC 27 46
	CLK_LPC_55S	CLK_LPC		LPC CLK33M LPCPLUS 27 48
	CLK_LPC_55S	PM		PM CLK32K SUSCLK R 8 18 91
	CLK_LPC_55S	PM		PM CLK32K SUSCLK 8 46 91
	CLK_LPC_55S	CLK_LPC		LPC CLK33M LPCPLUS R 19 27
	USB_90D	USB		USB EXTA P 34 43
	USB_90D	USB		USB EXTA N 34 43
	USB_90D	USB		USB PORT0 P 43
	USB_90D	USB		USB PORT0 N 43
	USB_90D	USB		USB EXT0 P 35 43
	USB_90D	USB		USB EXT0 N 35 43
	USB_90D	USB		USB PORT1 P 43
	USB_90D	USB		USB PORT1 N 43
	USB_90D	USB		USB EXT0 P 34 43
	USB_90D	USB		USB EXT0 N 34 43
	USB_90D	USB		USB PORT2 P 43
	USB_90D	USB		USB PORT2 N 43
	USB_90D	USB		USB EXT0 P 35 43
	USB_90D	USB		USB EXT0 N 35 43
	USB_90D	USB		USB D MUXED P 43
	USB_90D	USB		USB D MUXED N 43
	USB_90D	USB		USB PORT3 P 43
	USB_90D	USB		USB PORT3 N 43
	USB_90D	USB		USB CAMERA P 34 44
	USB_90D	USB		USB CAMERA N 34 44
	USB_90D	USB		USB CAMERA L P 44 92
	USB_90D	USB		USB CAMERA L N 44 92
	USB_90D	USB		USB BT P 35 44
	USB_90D	USB		USB BT N 35 44
	USB_90D	USB		USB BT L P 44 92
	USB_90D	USB		USB BT L N 44 92
	USB_90D	USB		USB IR P 34 44
	USB_90D	USB		USB IR N 34 44
	USB_90D	USB		USB IR L P 44 92
	USB_90D	USB		USB IR L N 44 92
	USB_90D	USB		USB SDCARD P 35 44
	USB_90D	USB		USB SDCARD N 35 44
	USB_90D	USB		USB SDCARD L P 44 92
	USB_90D	USB		USB SDCARD L N 44 92
	CLK_XTAL	XTAL		PCH CLK32K RTCX1 17 27
	CLK_XTAL	XTAL		PCH CLK32K RTCX2 17 27
	CLK_XTAL	XTAL		CK505 XTAL IN 25
	CLK_XTAL	XTAL		CK505 XTAL OUT 25
	CLK_PCH_55S	CLK_PCH		PCH CLK14P3M REFCLK 17 25
	USB_90D	USB		USB HUB1 UP P 19 34
	USB_90D	USB		USB HUB1 UP N 19 34
	USB_90D	USB		USB HUB2 UP P 19 35
	USB_90D	USB		USB HUB2 UP N 19 35

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
	SPT_55S	SPT		SPI CLK R 17 48 55
	SPT_55S	SPT		SPI CLK 55
	SPT_55S	SPT		SPI MOSI R 17 48 55
	SPT_55S	SPT		SPI MOSI 55
	SPT_55S	SPT		SPI MISO 17 48 55
	SPT_55S	SPT		SPI MISO R 55
	SPT_55S	SPT		SPI CS0 R L 17 48
	SPT_55S	SPT		SPI CS0 L 48
	SPT_55S	SPT		SPI MLB CS L 48 55
	SPT_55S	SPT		SPI ALT CS L 48
	SPT_55S	SPT		SPIROM USE MLB 28 48
	SPT_55S	SPT		SPI ALT MOSI 48
	SPT_55S	SPT		SPI ALT MISO 48
	SPT_55S	SPT		SPI ALT CLK 48
	HDA_55S	HDA		HDA BIT CLK 17 56
	HDA_55S	HDA		HDA BIT CLK R 17
	HDA_55S	HDA		HDA RST L 17 56
	HDA_55S	HDA		HDA RST R L 17
	HDA_55S	HDA		HDA SDOOUT 17 56
	HDA_55S	HDA		HDA SDOOUT R 17
	HDA_55S	HDA		HDA SYNC 17 56
	HDA_55S	HDA		HDA SYNC R 17
	HDA_55S	HDA		HDA SDIN0 17 56
	HDA_55S	HDA		AUD SDI R 56
	HDA_55S	HDA		AUD SPDIF IN 66 77
	HDA_55S	HDA		AUD SPDIF OUT 56 66
	HDA_55S	HDA		AUD SPDIF CHIP 56
	HDA_55S	HDA		AUD SPKR OUTL01L NOUT 58 66 92
	HDA_55S	HDA		AUD SPKR OUTL01L POUT 58 66 92
	HDA_55S	HDA		AUD SPKR OUTL01R NOUT 58 66 92
	HDA_55S	HDA		AUD SPKR OUTL01R POUT 58 66 92
	HDA_55S	HDA		AUD SPKR OUTL02L NOUT 58 66 92
	HDA_55S	HDA		AUD SPKR OUTL02L POUT 58 66 92
	HDA_55S	HDA		AUD SPKR OUTL02R NOUT 58 66 92
	HDA_55S	HDA		AUD SPKR OUTL02R POUT 58 66 92
	CLK_XTAL	XTAL		PCH CLK25M XTALOUT 17 27
	CLK_XTAL	XTAL		PCH CLK25M XTALIN 17 27
	PCH_55S	COMP_PCH		PCH USB RBIAS 19
	PCH_55S	COMP_PCH		PCH SATAICOMP 17
	PCH_55S	COMP_PCH		PCH XCLK RCOMP 17
	PCH_55S	COMP_PCH		PCH DMI COMP 18
	CLK_XTAL	XTAL		USB HUB1 XTAL1 34
	CLK_XTAL	XTAL		USB HUB1 XTAL2 34
	PCH_55S	COMP_PCH		USB HUB1 RBIAS 34
	CLK_XTAL	XTAL		USB HUB2 XTAL1 35
	CLK_XTAL	XTAL		USB HUB2 XTAL2 35
	PCH_55S	COMP_PCH		USB HUB2 RBIAS 35

PAGE TITLE		SYNC DATE=N/A	
IBEX PEAK CONSTRAINTS		DRAWING NUMBER	051-8337
Apple Inc.		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	103 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	85 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



CAESAR II (ETHERNET) CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
ENET_5G5	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	0.3 MM	?
ENET_SE	*	=STANDARD	?

SOURCE: BROADCOM 5764M-DS04-RDS. PAGE 38

CAESAR II (ETHERNET) CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
ENET_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
ENET_DIFF	*	0.6 MM	?

CAESAR IV (SD) CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
SD_5G5	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
SD	*	=3:1_SPACING	?

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

AUDIO CONSTRAINTS

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
AUDIO	*	=3:1_SPACING	?

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
AUD_DIFF	*	1:1_DIFFPAIR

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
	ENET_5G5	ENET_SE	BCM5764_RDAC 37
	ENET_5G5	BUF0_CLK	BCM5764_CLK25M_XTALI 36 37
	ENET_5G5	BUF0_CLK	BCM5764_CLK25M_XTALO 36 37
	ENET_5G5	BUF0_CLK	BCM5764_CLK25M_XTAL 36
	ENET_100D	ENET_DIEF	ENET_MDI_P<3..0> 37 38
	ENET_100D	ENET_DIEF	ENET_MDI_N<3..0> 37 38
	ENET_100D	ENET_DIEF	ENET_MDI_T_P<3..0> 38
	ENET_100D	ENET_DIEF	ENET_MDI_T_N<3..0> 38
	ENET_100D	ENET_MII	PCIE_ENET_R2D_P 37
	ENET_100D	ENET_MII	PCIE_ENET_R2D_N 37
	ENET_100D	ENET_MII	PCIE_ENET_D2R_P 17 37
	ENET_100D	ENET_MII	PCIE_ENET_D2R_N 17 37
	ENET_100D	ENET_MII	PCIE_ENET_R2D_C_P 17 37
	ENET_100D	ENET_MII	PCIE_ENET_R2D_C_N 17 37
	ENET_100D	ENET_MII	PCIE_ENET_D2R_C_P 37
	ENET_100D	ENET_MII	PCIE_ENET_D2R_C_N 37
	SD_5G5	SD	SDCONN_CMD 37 45
	SD_5G5	SD	SDCONN_CLK 37 45
	SD_5G5	SD	SDCONN_CLK_R 45
	SD_5G5	SD	SDCONN_DATA<7..0> 37 45
	SD_5G5	SD	BCM57705_CR_DATA<7..4> 37


FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
	FW_110D	FW_TP	FW_PORT0_TPA_P 40 41
	FW_110D	FW_TP	FW_PORT0_TPA_N 40 41
	FW_110D	FW_TP	FW_PORT0_TPB_P 40 41
	FW_110D	FW_TP	FW_PORT0_TPB_N 40 41
	FW_110D	FW_TP	FW_PORT0_TPA_F_P 41
	FW_110D	FW_TP	FW_PORT0_TPA_F_N 41
	FW_110D	FW_TP	FW_PORT0_TPB_F_P 41
	FW_110D	FW_TP	FW_PORT0_TPB_F_N 41
PORT 1 & 2 NOT USED			
	FW_110D	FW_TP	FW_P0_TPA_L_P 40
	FW_110D	FW_TP	FW_P0_TPA_L_N 40
	FW_110D	FW_TP	FW_P0_TPB_L_P 40
	FW_110D	FW_TP	FW_P0_TPB_L_N 40
UNUSED FW NETS PHYSICAL PROPERTIES			
	FW_110D	FW_TP	FW_P1_TPA_P 39 40
	FW_110D	FW_TP	FW_P1_TPA_N 39 40
	FW_110D	FW_TP	FW_P2_TPA_P 39 40
	FW_110D	FW_TP	FW_P2_TPA_N 39 40

AUDIO NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
	AUD_DIEF	AUDIO	AUDAMPINBLN 58
	AUD_DIEF	AUDIO	AUDAMPINBLP 58
	AUD_DIEF	AUDIO	AUDAMPINLN 58
	AUD_DIEF	AUDIO	AUDAMPINLP 58
	AUD_DIEF	AUDIO	AUD_L02_N_R 56 58
	AUD_DIEF	AUDIO	AUD_L02_P_R 56 58
	AUD_DIEF	AUDIO	AUDAMPINBRN 58
	AUD_DIEF	AUDIO	AUDAMPINBRP 58
	AUD_DIEF	AUDIO	AUDAMPINRN 58
	AUD_DIEF	AUDIO	AUDAMPINRP 58
	AUD_DIEF	AUDIO	AUD_L01_N_R 56 58
	AUD_DIEF	AUDIO	AUD_L01_P_R 56 58
	AUD_DIEF	AUDIO	AUDAMPINCLN 59
	AUD_DIEF	AUDIO	AUDAMPINCLP 59
	AUD_DIEF	AUDIO	AUD_AMPINLN 59
	AUD_DIEF	AUDIO	AUD_AMPINLP 59
	AUD_DIEF	AUDIO	AUD_L02_N_L 56 59
	AUD_DIEF	AUDIO	AUD_L02_P_L 56 59
	AUD_DIEF	AUDIO	AUDAMPINCRN 59
	AUD_DIEF	AUDIO	AUDAMPINCRP 59
	AUD_DIEF	AUDIO	AUD_AMPINRN 59
	AUD_DIEF	AUDIO	AUD_AMPINRP 59
	AUD_DIEF	AUDIO	AUD_L01_N_L 56 59
	AUD_DIEF	AUDIO	AUD_L01_P_L 56 59

SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
ENET/SD/FW/AUD CONSTRAINTS			
	Apple Inc.	DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		104 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		86 OF 92	
IV ALL RIGHTS RESERVED			



SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3:1_SPACING	?

PAIRS SHOULD BE WITHIN 100 MILS OF CLOCK LENGTH.

DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.

DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.

Max length of LVDS/DisplayPort/TMDS traces: 12 inches.

SYNC MASTER=DAVE		SYNC DATE=01/07/2010	
PAGE TITLE			
GRAPHICS CONSTRAINTS			
 Apple Inc.		DRAWING NUMBER 051-8337	
		SIZE D	
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH PAGE 105 OF 110 SHEET 87 OF 92	



SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
THERMAL	*	*	4:1_SPACING
THERMAL	POWER	*	PWR_P2MM
THERMAL	GND	*	GND_P2MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
THERM_DIFF	*	1:1_DIFFPAIR
SNS_DIFF	*	1:1_DIFFPAIR

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
		SMB_55G	SMB	SMBUS SMC A S3 SCL 49
		SMB_55G	SMB	SMBUS SMC A S3 SDA 49
		SMB_55G	SMB	SMBUS SMC B S0 SCL 49
		SMB_55G	SMB	SMBUS SMC B S0 SDA 49
		SMB_55G	SMB	SMBUS SMC 0 S0 SCL 49
		SMB_55G	SMB	SMBUS SMC 0 S0 SDA 49
		SMB_55G	SMB	SMBUS SMC BSA SCL 49
		SMB_55G	SMB	SMBUS SMC BSA SDA 49
		SMB_55G	SMB	SMBUS SMC MGMT SCL 49 88
		SMB_55G	SMB	SMBUS SMC MGMT SDA 49 88
		SMB_55G	SMB	SMBUS SMC MGMT SCL 49 88
		SMB_55G	SMB	SMBUS SMC MGMT SDA 49 88
		SMB_55G	SMB	SMBUS PCH CLK 17 49
		SMB_55G	SMB	SMBUS PCH DATA 17 49
		SMB_55G	SMB	SML PCH 0 CLK 17 49
		SMB_55G	SMB	SML PCH 0 DATA 17 49
		SMB_55G	SMB	SML PCH 1 CLK 17 49
		SMB_55G	SMB	SML PCH 1 DATA 17 49
		CLK_XTAL	XTAL	SMC_EXTAL 46 47
		CLK_XTAL	XTAL	SMC_XTAL 46 47

SMC THERMAL NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	THERM_DIEF	THERMAL	SNS T1 DP1	52
	THERM_DIEF	THERMAL	SNS T1 DN1	52
	THERM_DIEF	THERMAL	SNS T1 DP2 DN3	44 52
	THERM_DIEF	THERMAL	SNS T1 DN2 DP3	44 52
	THERM_DIEF	THERMAL	SNS T2 DP1	52
	THERM_DIEF	THERMAL	SNS T2 DN1	52
	THERM_DIEF	THERMAL	SNS T2 DP2	52
	THERM_DIEF	THERMAL	SNS T2 DN2	52
	THERM_DIEF	THERMAL	SNS T2 DP3	52
	THERM_DIEF	THERMAL	SNS T2 DN3	52
	THERM_DIEF	THERMAL	SNS_ODD_P	52 92
	THERM_DIEF	THERMAL	SNS_ODD_N	52 92
	THERM_DIEF	THERMAL	SNS_CPU_H_P	52
	THERM_DIEF	THERMAL	SNS_CPU_H_N	52
	THERM_DIEF	THERMAL	SNS_SKIN_P	52 92
	THERM_DIEF	THERMAL	SNS_SKIN_N	52 92
	THERM_DIEF	THERMAL	SNS_AMB_P	52 54
	THERM_DIEF	THERMAL	SNS_AMB_N	52 54
	THERM_DIEF	THERMAL	SNS_MXM_P	52
	THERM_DIEF	THERMAL	SNS_MXM_N	52
		THERMAL	HDD_OOB_TEMP_FILT	51 92
		THERMAL	HDD_OOB_TEMP	51
		THERMAL	HDD_OOB_TEMP_R	51
		THERMAL	SMC_HDD_OOB_TEMP	46 51

SMC VOLTAGE/CURRENT NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	THERM_DIEF	THERMAL	SENSE MXM P	50
	THERM_DIEF	THERMAL	SENSE MXM N	50
	THERM_DIEF	THERMAL	SENSE VTT R P	
	THERM_DIEF	THERMAL	SENSE VTT R N	
	THERM_DIEF	THERMAL	SENSE CPU 1V5 P	50
	THERM_DIEF	THERMAL	SENSE CPU 1V5 N	50
	THERM_DIEF	THERMAL	SENSE CPU VTT P	
	THERM_DIEF	THERMAL	SENSE CPU VTT N	
		THERMAL	GND_SMC_AVSS	46 47 50
		THERMAL	SMC_CPU_1V5_ISENSE	46 50
		THERMAL	SMC_CPU_1V5_ISENSE_R	50
		THERMAL	SMC_CPU_1V5_VSENSE	46 50
		THERMAL	SMC_CPU_VSENSE	46 50
	VID_PHY	VR_CTL	VR_CPU_IOUT	12 65
	THERM_DIEF	THERMAL	VR_ISNS_CPU_P	50
	THERM_DIEF	THERMAL	VR_ISNS_CPU_N	50
		THERMAL	SNS_PS_CPU_ISNS	50
		THERMAL	SMC_CPU_ISENSE	46 50

SYNC MASTER=TEMP		SYNC DATE=12/09/2009	
PAGE TITLE			
SMC Constraints			
 Apple Inc.		DRAWING NUMBER 051-8337	
		SIZE D	
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED			
		BRANCH PAGE	
		106 OF 110	
		SHEET 88 OF 92	



8	7	6	5	4	3	2	1
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET				
SWITCHNODE	SWITCHNODE	BGA_P1MM	BGA_P2MM				
SWITCHNODE	POWER	BGA_P1MM	BGA_P2MM				
SWITCHNODE	GND	BGA_P1MM	BGA_P2MM				
SWITCHNODE	*	BGA_P1MM	BGA_P2MM				
SWITCHNODE	POWER	*	6:1_SPACING				
SWITCHNODE	GND	*	6:1_SPACING				
SWITCHNODE	*	*	SWITCHNODE				

D

POWER NET PROPERTIES

NET_TYPE			
PHYSICAL	SPACING	VOLTAGE	
POWER	SWITCHNODE	1.5V	VR CPU PHASE1
POWER	SWITCHNODE	1.5V	VR CPU PHASE2
POWER	SWITCHNODE	1.5V	VR CPU PHASE3
POWER	SWITCHNODE	3.3V	P3V3S5 REG PHASE
POWER	SWITCHNODE	5V	P5VS3 REG PHASE
POWER	SWITCHNODE	1.1V	VTT REG PHASE
POWER	SWITCHNODE	3.4V	P3V42G3H SW
POWER	SWITCHNODE	1.85V	PCHCORE REG PHASE
POWER	SWITCHNODE	1.5V	DDR REG PHASE
POWER	SWITCHNODE	1.8V	P1V8 REG PHASE
POWER	POWER	1.5V	PP0V75 S3 MEM VREFCA A
POWER	POWER	1.5V	PP0V75 S3 MEM VREFCA B
POWER	POWER	1.5V	PP0V75 S3 MEM VREFDO A
POWER	POWER	1.5V	PP0V75 S3 MEM VREFDO B
POWER	POWER	12V	PP12V AUD SPKRAMP PLANE
POWER	POWER	12V	PP12V S0
POWER	POWER	12V	PP12V S0 CPU FLTRD
POWER	POWER	12V	PP12V S0 FAN0 L
POWER	POWER	12V	PP12V S0 FAN1 L
POWER	POWER	12V	PP12V S0 FAN2 L
POWER	POWER	12V	PP12V G3H
POWER	POWER	12V	PP12V S5
POWER	POWER	12V	FW PORT0 VP
POWER	POWER	12V	FW PORT0 VP F
POWER	POWER	12V	PPVP FW PHY CPS
POWER	POWER	1.1V	PPVCORE S0 CPU
POWER	POWER	1.1V	PPVCORE S0 CPU REG1
POWER	POWER	1.1V	PPVCORE S0 CPU REG2
POWER	POWER	1.1V	PPVCORE S0 CPU REG3
POWER	POWER	1.05V	PP1V05 S0
POWER	POWER	1.05V	PP1V05 S0 CK505 F
POWER	POWER	1.05V	PP1V05 S0 PCH VCCADPLLA
POWER	POWER	1.05V	PP1V05 S0 PCH VCCADPLLB
POWER	POWER	1.05V	PP1V05 S0 PCH VCCADPLL F
POWER	POWER	1.05V	PP1V05 S0 PCH VCCAPLL EXP
POWER	POWER	1.05V	PP1V05 S0 PCH VCCAPLL FDI
POWER	POWER	1.05V	PP1V05 S0 PCH VCCAPLL SATA
POWER	POWER	1.05V	PP1V05 S0 PCH VCCA CLK
POWER	POWER	1.05V	PP1V05 SM PCH LAN
POWER	POWER	1.1V	PPVTT S0
POWER	POWER	0.75V	PPVTT S0 DDR
POWER	POWER	0.75V	PP0V75 S0
POWER	POWER	1.5V	PP1V5 S0
POWER	POWER	1.5V	PP1V5 S0 CK505 F
POWER	POWER	1.5V	PP1V5 S0 CK505 R
POWER	POWER	1.5V	PP1V5 S3
POWER	POWER	1.5V	PP1V5 CPU MEM
POWER	POWER	1.5V	PP1V8R1V5 S0 PCH VCCVRM
POWER	POWER	1.5V	PP1V5 FW VDDA
POWER	POWER	1.5V	PP1V8 S0
POWER	POWER	1.96V	PP1V96 FW PLLVDD
POWER	POWER	1.96V	PP1V95 FW FWPHY

C

B

V_USB2_PORT1

A

POWER NET PROPERTIES

NET_TYPE			
PHYSICAL	SPACING	VOLTAGE	
POWER	POWER	3.3V	PP3V3 S0
POWER	POWER	3.3V	PP3V3 S0 CK505 F
POWER	POWER	3.3V	PP3V3 S0 DPFW
POWER	POWER	3.3V	PP3V3 S0 DPPWR
POWER	POWER	3.3V	PP3V3 S0 HS F
POWER	POWER	3.3V	PP3V3 S0 PCH VCCA DAC
POWER	POWER	3.3V	PP3V3 S0 TSENS R
POWER	POWER	3.3V	PP3V3 S3
POWER	POWER	3.3V	PP3V3 S3 RT FLT
POWER	POWER	3.3V	PP3V3 S3 SDCARD FLT
POWER	POWER	3.3V	PP3V3 S5
POWER	POWER	3.3V	PPVTT S3 DDR BUF
POWER	POWER	3.3V	PPV S0 MXM PWSRC
POWER	POWER	3.3V	PPVOUT S0 PCH DCPSST
POWER	POWER	3.3V	PPVOUT S5 PCH DCPSUS
POWER	POWER	3.3V	PPVOUT S5 PCH DCPSUSBYR
POWER	POWER	3.3V	PPVOUT G3 PCH DCPRTC
POWER	POWER	3.3V	PPVOUT S0 PCH VCCRTC NCTF
POWER	POWER	3.3V	PPVBATT G3 RTC
POWER	POWER	3.3V	PPVBATT G3 RTC R
POWER	POWER	3.3V	PP3V3 AUDIO SPDIF JACK
POWER	POWER	3.3V	PP3V3 FW AVDD
POWER	POWER	3.3V	PP3V3 FW ESD
POWER	POWER	3.3V	PP3V3 FW PLLVDD
POWER	POWER	3.3V	PP3V3 FW VDDA
POWER	POWER	3.3V	PP3V3 G3 RTC
POWER	POWER	3.3V	PP ENET CTRL12
POWER	POWER	3.4V	PP3V3 G3H SMC AVCC
POWER	POWER	3.3V	PP3V3 G3H AVREF SMC
POWER	POWER	3.42V	PP3V42 G3H
POWER	POWER	4.5V	4V5 REG IN
POWER	POWER	4.5V	PP4V5 AUDIO ANALOG
POWER	POWER	5V	PP5V S0
POWER	POWER	5V	PP5V S0 CPU VCORE VCC
POWER	POWER	5V	PP5V S0 PCH V5REF
POWER	POWER	5V	PP5V S3
POWER	POWER	5V	PP5V S3 DDR REG V5FILT
POWER	POWER	5V	PP5V S3 CAMERA FLT
POWER	POWER	5V	PP5V S3 IR FLT
POWER	POWER	5V	PP5V S5
POWER	POWER	5V	PP5V S5 PCH V5REFSUS
POWER	POWER	5V	PP5V USB2_PORT0
POWER	POWER	5V	PP5V USB2_PORT0 F
POWER	POWER	5V	PP5V USB2_PORT1 F
POWER	POWER	5V	PP5V USB2_PORT2
POWER	POWER	5V	PP5V USB2_PORT2 F
POWER	POWER	5V	PP5V USB2_PORT3
POWER	POWER	5V	PP5V USB2_PORT3 F
POWER	POWER	5V	DDR_REG_PGND
POWER	POWER	5V	DDR_REG_CSGND

SENSING NET PROPERTIES

NET_TYPE		
PHYSICAL	SPACING	
SNS_DIFF	THERMAL	VR CPU ISNS1 P
SNS_DIFF	THERMAL	VR CPU ISNS1 N
SNS_DIFF	THERMAL	VR CPU ISNS1 R P
SNS_DIFF	THERMAL	VR CPU ISNS1 R N
SNS_DIFF	THERMAL	VR CPU ISNS2 P
SNS_DIFF	THERMAL	VR CPU ISNS2 R P
SNS_DIFF	THERMAL	VR CPU ISNS2 R N
SNS_DIFF	THERMAL	VR CPU ISNS3 P
SNS_DIFF	THERMAL	VR CPU ISNS3 R P
SNS_DIFF	THERMAL	VR CPU ISNS3 R N
SNS_DIFF		VR CPU VSEN
SNS_DIFF		VR CPU RGND
SNS_DIFF		VR CPU VSNS R N
SNS_DIFF		VR CPU VSNS R P
SNS_DIFF		VR CPU VSNS XW P
SNS_DIFF		VR CPU VSNS XW N
SNS_DIFF		CPU VCC_PKG_SENSE P
SNS_DIFF		CPU VCC_PKG_SENSE N
SNS_DIFF		VTT REG ISNS P
SNS_DIFF		VTT REG ISNS N
SNS_DIFF		CPU VTTSENSE P
SNS_DIFF		CPU VTTSENSE N
SNS_DIFF		CPU VTTSENSE R P
SNS_DIFF		CPU VTTSENSE R N
SNS_DIFF		VTT REG VSEN
SNS_DIFF		VTT REG RGND
SNS_DIFF		VTT REG RT01
SNS_DIFF		VTT REG RTR1

VR CTRL NET PROPERTIES

NET_TYPE		
PHYSICAL	SPACING	
VR_CTL_PHY	VR_CTL	VR CPU PH1_SNUB
VR_CTL_PHY	VR_CTL	VR CPU PH2_SNUB
VR_CTL_PHY	VR_CTL	VR CPU PH3_SNUB
VR_CTL_PHY	VR_CTL	VR CPU PWM1
VR_CTL_PHY	VR_CTL	VR CPU PWM2
VR_CTL_PHY	VR_CTL	VR CPU PWM2 R
VR_CTL_PHY	VR_CTL	VR CPU PWM3
VR_CTL_PHY	VR_CTL	VR CPU PWM3 R
VR_CTL_PHY	VR_CTL	VR CPU PWM4 R
VR_CTL_PHY	VR_CTL	VR CPU REF
VR_CTL_PHY	VR_CTL	VR CPU SS
VR_CTL_PHY	VR_CTL	VR CPU TCOMP
VR_CTL_PHY	VR_CTL	VR CPU TM
VR_CTL_PHY	VR_CTL	VR CPU B00T1 RC
VR_CTL_PHY	VR_CTL	VR CPU B00T2 RC
VR_CTL_PHY	VR_CTL	VR CPU B00T3 RC
VR_CTL_PHY	VR_CTL	VR CPU COMP
VR_CTL_PHY	VR_CTL	VR CPU COMP R
VR_CTL_PHY	VR_CTL	VR CPU COMP RC
VR_CTL_PHY	VR_CTL	VR CPU DAC
VR_CTL_PHY	VR_CTL	VR CPU DRV1_B00T
VR_CTL_PHY	VR_CTL	VR CPU DRV1_GDSEL
VR_CTL_PHY	SWITCHNODE	VR CPU DRV1_LGATE
VR_CTL_PHY	SWITCHNODE	VR CPU DRV1_UGATE
VR_CTL_PHY	VR_CTL	VR CPU DRV2_B00T
VR_CTL_PHY	SWITCHNODE	VR CPU DRV2_LGATE
VR_CTL_PHY	SWITCHNODE	VR CPU DRV2_UGATE
VR_CTL_PHY	VR_CTL	VR CPU DRV3_B00T
VR_CTL_PHY	VR_CTL	VR CPU DRV3_GDSEL
VR_CTL_PHY	SWITCHNODE	VR CPU DRV3_LGATE
VR_CTL_PHY	SWITCHNODE	VR CPU DRV3_UGATE
VR_CTL_PHY	VR_CTL	VR CPU FAN
VR_CTL_PHY	VR_CTL	VR CPU FB
VR_CTL_PHY	VR_CTL	VR CPU FB R
VR_CTL_PHY	VR_CTL	VR CPU FS
VR_CTL_PHY	VR_CTL	VR CPU IMON
VR_CTL_PHY	VR_CTL	VR CPU IOUT PD
VR_CTL_PHY	SWITCHNODE	PCHCORE REG_UGATE
VR_CTL_PHY	SWITCHNODE	PCHCORE REG_LGATE
VR_CTL_PHY	VR_CTL	PCHCORE REG_VFB
VR_CTL_PHY	VR_CTL	PCHCORE REG_TON
VR_CTL_PHY	VR_CTL	PCHCORE REG_TRIP
VR_CTL_PHY	VR_CTL	PCHCORE REG_BOOT
VR_CTL_PHY	VR_CTL	PCHCORE REG_BOOT_R
VR_CTL_PHY	VR_CTL	VTT REG_B00T
VR_CTL_PHY	VR_CTL	VTT REG_COMP
VR_CTL_PHY	VR_CTL	VTT REG_FB
VR_CTL_PHY	VR_CTL	VTT REG_FS
VR_CTL_PHY	VR_CTL	VTT REG_COMP
VR_CTL_PHY	VR_CTL	VTT REG_REF
VR_CTL_PHY	SWITCHNODE	VTT REG_LGATE
VR_CTL_PHY	VR_CTL	VTT REG_OCSET
VR_CTL_PHY	VR_CTL	VTT_OFS
VR_CTL_PHY	VR_CTL	VTT_REG_REF
VR_CTL_PHY	VR_CTL	VTT_REG_UGATE
VR_CTL_PHY	VR_CTL	VTT_REG_PH1_SNUB
VR_CTL_PHY	VR_CTL	P3V42G3H_B00ST
VR_CTL_PHY	VR_CTL	P3V42G3H_FB

VR CTRL NET PROPERTIES

NET_TYPE		
PHYSICAL	SPACING	
VR_CTL_PHY	VR_CTL	DDR_REG_CS
VR_CTL_PHY	VR_CTL	DDR_REG_FB
VR_CTL_PHY	SWITCHNODE	DDR_REG_LGATE
VR_CTL_PHY	SWITCHNODE	DDR_REG_UGATE
VR_CTL_PHY	VR_CTL	DDR_REG_B00T
VR_CTL_PHY	VR_CTL	DDR_REG_B00T_R
VR_CTL_PHY	VR_CTL	DDR_REG_VDDOSNS
VR_CTL_PHY	VR_CTL	DDR_REG_VTTSNS
VR_CTL_PHY	VR_CTL	P1V8_REG_POR
VR_CTL_PHY	VR_CTL	P3V3S5_REG_B00T
VR_CTL_PHY	VR_CTL	P3V3S5_REG_B00T_R
VR_CTL_PHY	VR_CTL	P3V3S5_REG_FB
VR_CTL_PHY	VR_CTL	P3V3S5_REG_ISEN
VR_CTL_PHY	SWITCHNODE	P3V3S5_REG_LGATE
VR_CTL_PHY	VR_CTL	P3V3S5_REG_OCSET
VR_CTL_PHY	SWITCHNODE	P3V3S5_REG_UGATE
VR_CTL_PHY	VR_CTL	P5VS3_REG_B00T
VR_CTL_PHY	VR_CTL	P5VS3_REG_FB
VR_CTL_PHY	VR_CTL	P5VS3_REG_ISEN
VR_CTL_PHY	SWITCHNODE	P5VS3_REG_LGATE
VR_CTL_PHY	VR_CTL	P5VS3_REG_OCSET
VR_CTL_PHY	SWITCHNODE	P5VS3_REG_UGATE

VR VID NET PROPERTIES

NET_TYPE		
PHYSICAL	SPACING	
VID_PHY	VR_CTL	CPU_VID<0>
VID_PHY	VR_CTL	CPU_VID<1>
VID_PHY	VR_CTL	CPU_VID<2>
VID_PHY	VR_CTL	CPU_VID<3>
VID_PHY	VR_CTL	CPU_VID<4>
VID_PHY	VR_CTL	CPU_VID<5>
VID_PHY	VR_CTL	CPU_VID<6>
VID_PHY	VR_CTL	CPU_VID<7>
VID_PHY	VR_CTL	CPU_PSI_L
NET_PHYSICAL_TYPE		AREA_TYPE
VID_PHY		*
		PHYSICAL_RULE_SET
		39_OHM_SE
SPACING_RULE_SET		LAYER
VR_CTL		*
		LINE-TO-LINE SPACING
		0.2MM
		WEIGHT
		?

D

C

B

A

SYNC MASTER=K74_MASTER

SYNC DATE=N/A

DRAWING NUMBER

051-8337

SIZE

D

REVISION

A.0.0

BRANCH

PAGE

107 OF 110

SHEET

89 OF 92

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

Apple Inc.

Apple logo



8	7	6	5	4	3	2	1
D							D
C							C
B							B
A							A
8	7	6	5	4	3	2	1

SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
BLANK PAGE			
 Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	108 OF 110
		SHEET	90 OF 92



PM NET PROPERTIES
(PM, RESET, EN, PG00D)

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PM	*	*	2:1_SPACING
PM_VTT	PM_VTT	*	2:1_SPACING
PM_VTT	*	*	3:1_SPACING
PM_VTT	GND	*	DEFAULT
PM	GND	*	DEFAULT

NET_TYPE			
PHYSICAL	SPACING		
U7	PM	PLT RESET L	10 27
U4	PM_VTT	PLT RESET LS1V1 L	10
U4	PM	PM ADCDC PS_ON	5
U5	PM	PM BATLOW L	14 18 46
U6	PM	PM CLK32K SUSCLK	8 46 85
U6	PM	PM CLK32K SUSCLK_R	8 18 85
U6	PM	PM CLKRUN L	14 18 46 48
U10	PM	PM EXT TS L<0>	
U6	PM	PM EXT TS L<1>	
U19	PM	PM LAN PWRGD	14 18
U39	PM_VTT	FSB CPURSTOUT L	10 24
U62	PM_VTT	PM MEM PWRGD	10 18
U24	PM	PM ME PWRGD	18 64
U81	PM	PM MXM PG00D	64 75
U25	PM	PM PCH PWRGD	18 64
U83	PM	PM PG00D DDRREG S3	63 71
U83	PM	PM PG00D PVCORE CPU	25 64 65
U82	PM	PM PWRBTN L	18 24 46
U85	PM	PM RSMRST L	46 63
U85	PM	PM RSMRST PCH L	18 63
U85	PM	PM SLP_M L	18 63
U83	PM	PM SLP_S3 L	5 18 26 36 46 47 63 64 81
U820	PM	PM SLP_S4_1 L	18 63
U85	PM	PM SLP_S4 L	18 47
U43	PM	PM SLP_S5 L	18 47
U43	PM	PM SUS_PWR_ACK	18
U19	PM_VTT	PM SYNC	10 18
U19	PM	SDCARD_PLT_RST L	27 44
U43	PM	PM SYSRST L	18 27 46
U43	PM	PM SYS_PWRGD	18 64
U43	PM_VTT	PM THRMTRIP L	10 20 47
U43	PM	RSMRST_PWRGD	46 64
U85	PM	RTC RESET L	17 91
U19	PM_VTT	CPU_PWRGD	10 20 24
U85	PM	CPU RESET L	10 27
U85	PM	PG00D_1V8_S0_G1	64
U85	PM	PG00D_1V8_S0_G2	64
U85	PM	PG00D_CPU_GFX_DDR	64
U43	PM	PG00D_P1V5_S0	10 73
U85	PM	PG00D_P1V8_S0	64
U85	PM	PG00D_P3V3_S0	64 73
U85	PM	PG00D_P3V3_S3	34 73
U85	PM	PG00D_P5V_S0	63 73
U85	PM	PG00D_PCH_AND_P1V8	64
U85	PM	PG00D_PCH_S0	64
U85	PM	PG00D_SYSPWR0K	64
U85	PM	PG00D_SYSPWR0K_R	64
U85	PM	RTC RESET L	17 91
U85	PM	P12V_S3_EN	
U19	PM	P1V5_S0_EN	63 73
U85	PM	P3V3S0_EN	63 73
U85	PM	P3V3S3_EN	63 73
U75	PM	P5VS0_EN	63 73
U75	PM	P5VS3_EN	63 70
U85	PM	PCHCORE_REG_EN	63 69
U75	PM	PCHCORE_REG_PG00D	63 64 69
U85	PM	PEG RESET L	8 27
U85	PM	SDCARD_RESET	20 44 92


NET_TYPE			
PHYSICAL	SPACING		
U82	PM	4V5_REG_EN	56
U81	PM	ALL_SYS_PWRGD_R	5 64
U84	PM	ALL_SYS_PWRGD_SMC	46 64
U83	PM	CK505_27MHZ_EN	25
U85	PM	CPUVTT_REG_EN	63 68
U85	PM_VTT	CPUVTT_REG_PG00D	10 63 64 68
U87	PM	CPU_MEM_RESET_L	10 26
U88	PM	DDRVTEN	63 71
U88	PM	DEBUG_RESET_L	27 48
U90	PM	FWPHY_RESET_L	39
U91	PM	FWXIO_SNOOP_EN	39
U92	PM	FW_RESET_L	27 39
U95	PM	ENET_RESET_L	27 37
U97	PM	MEM_RESET_L	26 30 31
U96	PM	MINI_RESET_L	27 33
U98	PM	SMC_DELAYED_PWRGD	47 64
U100	PM	SMC_LRESET_L	27 46
U95	PM	SMC_RESET_L	46 47 48
U40	PM_VTT	XDP_CPUPWRGD	10 24
U40	PM_VTT	XDP_DBRESET_L	10 24 27
U40	PM_VTT	XDP_PWRGD	24

SYNC_MASTER=K74_MASTER		SYNC_DATE=N/A	
PAGE TITLE		PM RESETS ENABLES PG00D CONST	
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	109 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	91 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




FUNCTIONAL TESTPOINTS FOR MAC-1 & ICT


J4700 USB CAMERA




J4750 USB CARD READER




J4780 IR BOARD




J4520 SATA ODD (HIGH SPEED)




J5551 ODD TEMP SENSOR




J5600 ODD FAN




J5700 CPU FAN




J5601 HD FAN




J5400 HDD TEMP SENSOR




J5560 SKIN TEMP SENSOR




J6601 AUDIO MICROPHONE





J6602 AUDIO RIGHT SPEAKER



J6603 AUDIO LEFT SPEAKER



J6600 AUDIO AUXILIARY CONNECTOR



SYNC MASTER=K74_MASTER		SYNC DATE=N/A	
PAGE TITLE K74/K75 ICT/FCT			
Apple Inc.		DRAWING NUMBER 051-8337	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION A.0.0	BRANCH
		PAGE 110 OF 110	SHEET 92 OF 92